32K x 8 Static RAM

Features

- High speed
 - -15 ns tAA
- Single 5V power supply with 3.3V-compatible I/Os
 - V_{OH} max. of 3.435V
- Fast t_{DOE}

Functional Description


The CY7C1199 is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. The device operates with a single 5V power supply but internally clamps the output voltage level to a maximum of 3.435V. The internal clamps allow the CY7C1199 to interface to 3.3V processors (such as the Pentium[™] processor) without buffers or level translators.

Easy memory expansion is provided by an active LOW chip enable (\overline{CE}) and active LOW output enable (\overline{OE}) and three-state drivers. This device has an automatic power-down feature, that reduces the power consumption significantly when deselected.

An active LOW write enable signal (WE) controls the writing/reading operation of the memory. When \overline{CE} and \overline{WE} inputs are both LOW, data on the eight data input/output pins (I/O0 through I/O₇) is written into the memory location addressed by the address present on the address pins $(A_0$ through $A_{14})$. Reading the device is accomplished by selecting the device and enabling the outputs, CE and OE active LOW, while WE remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable (WE) is HIGH.

The CY7C1199 is available in standard 300-mil-wide SOJ packages.



Selection Guide

| | | 7C1199–15 | 7C1199-20 |
|--------------------------------|-------|-----------|-----------|
| Maximum Access Time (ns) | | 15 | 20 |
| Maximum Operating Current (mA) | Com'l | 130 | 125 |
| Maximum Standby Current (mA) | Com'l | 30 | 30 |

Pentium is a trademark of Intel Corporation.

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature-65°C to +150°C

Ambient Temperature with

Power Applied –55°C to +125°C

Supply Voltage to Ground Potential

(Pin 28 to Pin 14)......-0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State $^{[1]}$ -0.5V to V CC + 0.5V

DC Input Voltage^[1].....-0.5V to V_{CC} + 0.5V

Static Discharge Voltage>2001V (per MIL-STD-883, Method 3015) Latch-Up Current......>200 mA

Operating Range

| Range | Ambient Temperature | V _{CC} | | |
|------------|---------------------|-----------------|--|--|
| Commercial | 0°C to +70°C | 5V ± 10% | | |

Electrical Characteristics Over the Operating Range^[2]

| | | | | 7C11 | 199–15 | 7C11 | 199–20 | |
|------------------|---|---|------|--------------------------|--------|--------------------------|--------|----|
| Parameter | Description | Test Conditions | Min. | Max. | Min. | Max. | Unit | |
| V _{OH} | Output HIGH Voltage | -100μ A ≤ I_{OH} ≤ $-4.0 m$ A | | 2.4 | 3.435 | 2.4 | 3.435 | V |
| V _{OL} | Output LOW Voltage | I _{OL} = 8.0 mA | | | 0.4 | | 0.4 | V |
| V _{IH} | Input HIGH Voltage | | 2.2 | V _{CC} +0.3V | 2.2 | V _{CC} +0.3V | V | |
| V _{IL} | Input LOW Voltage | | -0.5 | 0.8 | -0.5 | 0.8 | V | |
| I _{IX} | Input Load Current | $GND \le V_1 \le V_{CC}$ | -5 | +5 | -5 | +5 | μΑ | |
| I _{OZ} | Output Leakage Current | $GND \le V_O \le V_{CC}$, Output Disabled | | | +5 | -5 | +5 | μΑ |
| I _{OS} | Output Short Circuit Current ^[3] | V _{CC} = Max., V _{OUT} = GND | | | -300 | | -300 | mA |
| Icc | V _{CC} Operating Supply Current | $V_{CC} = Max., I_{OUT} = 0 mA,$ $f = f_{MAX} = 1/t_{RC}$ Com'l | | | 130 | | 125 | mA |
| I _{SB1} | Automatic CE Power-Down Current— TTL Inputs | | | | 30 | | 30 | mA |
| I _{SB2} | Automatic CE Power-Down Current— CMOS Inputs | | | | 10 | | 10 | mA |

Capacitance^[4]

| Parameter | Description | Test Conditions | Max. | Unit |
|------------------|--------------------|---|------|------|
| C _{IN} | Input Capacitance | $T_A = 25^{\circ}C, f = 1 \text{ MHz},$ | 8 | pF |
| C _{OUT} | Output Capacitance | $V_{CC} = 5.0V$ | 8 | pF |

Notes:


 V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.


See the last page of this specification for Group A subgroup testing information.

Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds. Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms^[5]





THÉVENIN EQUIVALENT Equivalent to: **-•** 1.73∨

Switching Characteristics Over the Operating Range^[2, 5]

| | | 7C11 | 7C1199-15 | | | |
|------------------------------|-------------------------------------|----------|-----------|------|------|------|
| Parameter | Description | Min. | Max. | Min. | Max. | Unit |
| READ CYCLE | | • | • | | • | • |
| t _{RC} | Read Cycle Time | 15 | | 20 | | ns |
| t _{AA} | Address to Data Valid | | 15 | | 20 | ns |
| t _{OHA} | Data Hold from Address Change | 3 | | 3 | | ns |
| t _{ACE} | CE LOW to Data Valid | | 15 | | 20 | ns |
| t _{DOE} | OE LOW to Data Valid | | 5 | | 6 | ns |
| t _{LZOE} | OE LOW to Low Z ^[6] | 0 | | 0 | | ns |
| t _{HZOE} | OE HIGH to High Z ^[6, 7] | | 7 | | 9 | ns |
| t _{LZCE} | CE LOW to Low Z ^[6] | 3 | | 3 | | ns |
| t _{HZCE} | CE HIGH to High Z ^[6, 7] | | 7 | | 9 | ns |
| t _{PU} | CE LOW to Power-Up | 0 | | 0 | | ns |
| t _{PD} | CE HIGH to Power-Down | | 15 | | 20 | ns |
| WRITE CYCLE ^{[8, 9} | l e | <u>.</u> | | | | |
| t _{WC} | Write Cycle Time | 15 | | 20 | | ns |
| t _{SCE} | CE LOW to Write End | 10 | | 15 | | ns |
| t _{AW} | Address Set-Up to Write End | 10 | | 15 | | ns |
| t _{HA} | Address Hold from Write End | 0 | | 0 | | ns |
| t _{SA} | Address Set-Up to Write Start | 0 | | 0 | | ns |
| t _{PWE} | WE Pulse Width | 9 | | 15 | | ns |
| t _{SD} | Data Set-Up to Write End | 8 | | 9 | | ns |
| t _{HD} | Data Hold from Write End | 0 | | 0 | | ns |
| t _{HZWE} | WE LOW to High Z ^[7] | | 7 | | 10 | ns |
| t _{LZWE} | WE HIGH to Low Z ^[6] | 3 | | 3 | | ns |

Notes:


- 5. Test conditions assume timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 30-pF load capacitance.

- At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZCE}, and t_{HZWE} is less than t_{LZWE} for any given device.
 t_{HZOE}, t_{HZCE}, and t_{HZWE} are specified with C_L = 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
 The minimum write cycle time for write cycle #3 (WE controlled, OE LOW) is the sum of t_{HZWE} and t_{SD}.




Switching Waveforms


Read Cycle No. 1^[10, 11]



Read Cycle No. $2^{[11, 12]}$



Write Cycle No. 1 (WE Controlled)[8, 13, 14]






Switching Waveforms (continued)

Notes:


- 10. Device is continuously selected. OE, CE = V_{IL}.
 11. WE is HIGH for read cycle.

- WE IS HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in the output state and input signals should not be applied.

Write Cycle No. 2 ($\overline{\text{CE}}$ Controlled)[8, 13, 14]



Write Cycle No. 3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW)[9, 14]







0.5


0.0


0.0


Typical DC and AC Characteristics













Truth Table

| CE | WE | OE | Inputs/Outputs | Mode | Power |
|----|----|----|----------------|---------------------------|----------------------------|
| Н | Х | Х | High Z | Deselect/Power-Down | Standby (I _{SB}) |
| L | Н | L | Data Out | Read | Active (I _{CC}) |
| L | L | Х | Data In | Write | Active (I _{CC}) |
| L | Н | Н | High Z | Deselect, Output Disabled | Active (I _{CC}) |


Ordering Information

| Speed (ns) | Ordering Code | Package Name | Package Type | Operating Range |
|------------|---------------|-----------------|--------------------|--------------------|
| 15 | CY7C1199-15VC | V21 | 28-Lead Molded SOJ | Commercial |
| 20 | CY7C1199-20VC | V21 | 28-Lead Molded SOJ | Commercial |

Document #: 38-00460

Package Diagram

28-Lead (300-Mil) Molded SOJ V21



[©] Cypress Semiconductor Corporation, 1995. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.