DS07-12522-2E

8-bit Proprietary Microcontroller

CMOS

F²MC-8L MB89140 Series

MB89145/146 and MB89P147/PV140

DESCRIPTION

The MB89140 series is a line of single-chip microcontrollers that use the F²MC*-8L CPU core which can operate at low voltage but at high speed. The MB89140 series contains a variety of peripheral functions, such as timers, a serial interface, an A/D converter, and an external interrupt. The MB89140 series is applicable to a wide range of applications from welfare products to industrial equipment, including portable devices.


*: F²MC stands for FUJITSU Flexible Microcontroller.

■ FEATURES

- Minimum execution time: 0.5 μs/8-MHz oscillation
- F²MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions 16-bit arithmetic operations Test and branch instructions Bit manipulation instructions, etc.



- Low-voltage operation (when an A/D converter is not used)
- Low current consumption (compatible with dual-clock system)
- High-voltage ports on chip
- Five types of timers
 8-bit PWM timer (also usable as a reload timer)
 12-bit MPG timer (also usable as a PPG output, PWM output, and reload timer)
 8/16-bit timer (also usable as two 8-bit timers)
 21-bit time-base timer
- One serial interface
 Swichable transfer direction allows communication with various equipment.
- 10-bit A/D converter: 12 channels Successive approximation type
- External interrupt: 2 channels
 Two channels are independent and capable of wake-up from low-power consumption modes. (Rising edge, falling edge/both edges selectability)
 -0.3 V to +7.0 V can be applied to INT1 (N-ch open-drain)
- Low-power consumption modes
 Stop mode (Oscillation stops to minimize the current consumption.)
 Sleep mode (The CPU stops to reduce the current consumption to approx. 1/3 of normal.)
 Subclock mode
 Watch mode
- · Reset output and power-on reset selectability

■ PRODUCT LINEUP

Part number	MB89145	MR	89146	MB89P147	MB89PV140	
Parameter			00140			
Classification		ction products M products)		One-time PROM/ EPROM product	Piggyback/ evaluation product (for evaluation and development)	
ROM size	16 K × 8 bits (internal mask ROM)	24 K × 8 bits (internal mask ROM)		32 K \times 8 bits (internal PROM)	$32 \text{ K} \times 8 \text{ bits}$ (external ROM)	
RAM size	512×8 bits	768 :	× 8 bits	1 K ×	8 bits	
CPU functions	Interrupt processing time: 4.5 µs/8 M				δ2.5 μs/32.768 kHz	
Ports	High-voltage output po (P-ch open-drain): Buzzer output (P-ch open-drain, high Output ports (CMOS): Input ports (CMOS): I/O ports (CMOS): I/O ports (N-ch open-c Total:	n-voltage):	P57 for low 1 (heavy cu 4 (P20 to P 2 (P70 and dual-clock s	to P23) and P71, function as X0A and XIA pins when ock system is used.) 0 to P07, P10 to P17, P30, and P32 to P37)		
Clock timer	21 bits	s imes 1 (in ma	in clock mod	e), 15 bits $ imes$ 1 (at 32.76	8 kHz)	
8-bit PWM timer (timer 1)	8-bit timer operation (toggled output capable, operating clock: 1, 2, 8, 16 system clock cycles) 8-bit resolution PWM operation (conversion cycle: 128 μs to 2.0 ms at 8.0-MHz oscillation, and highest gear speed)					
12-bit MPG (timer 4)	 12-bit resolution PWM operation (maximum conversion cycle of 2048.4 μs to 16.4 ms at 8.0 MHz-oscillation, and highest gear speed) 12-bit resolution reload timer operation (toggled output capable) 12-bit resolution PPG operation (minimum resolution of 0.5 μs at 8.0-MHz oscillation, and highest gear speed) 				ear speed) capable)	
8/16-bit timer counter (timer 2, 3)	8/16-bit timer operation (operating clock, internal clock, external trigger) 8/16-bit event counter operation (Rising edge/falling edge/both edges selectability)					

(Continued)

Part number Parameter	MB89145 MB89146		MB89P147	MB89PV140		
8-bit serial I/O	8 bits LSB first/MSB first selectability One clock selectable from four transfer clocks (one external shift clock, three internal shift clocks: 4, 8, 16 system clock cycles)					
10-bit A/D converter		ode (conversion time o (conversion time of 9.0	n × 12 channels f 16.5 μs/8 MHz, and hig) μs/8 MHz, and highest /ation capable			
External interrupt	2 independent channels (edge selection, interrupt vector, source flag) Rising edge/falling edge/both edges selectability Built-in analog noise canceller Used also for wake-up from stop/sleep mode. (Edge detection is also permitted in stop mode.)					
Standby mode	Sleep	mode, stop mode, wat	ch mode, and subclock	mode		
Process	CMOS					
Operating voltage*	2.7 V to 6.0 V					
EPROM for use				MBM27C256A-20TV MBM27C256A-20CZ		

*: Varies with conditions such as the operating frequency. (See section "
Electrical Characteristics.")

■ PACKAGE AND CORRESPONDING PRODUCTS

Package	MB89145 MB89146 MB89P147	MB89PV140
DIP-64P-M01	0	×
DIP-64C-A06	×	×
FPT-64P-M06	0	×
MDP-64C-P02	×	0
MQP-64C-P01	×	0

 \bigcirc : Available \times : Not available

Note: For more information about each package, see section "■ Package Dimensions."

■ DIFFERENCES AMONG PRODUCTS

1. Memory Size

Before evaluating using the piggyback product, verify its differences from the product that will actually be used. Take particular care on the following points:

• On the MB89P147, the program area starts from address 8007_H but on the MB89PV140 starts from 8000_H.

(On the MB89P147, addresses 8000^H to 8006^H comprise the option setting area, option settings can be read by reading these addresses. On the MB89PV140, addresses 8000^H to 8006^H could also be used as a program ROM. However, do not use these addresses in order to maintain compatibility of the MB89P147.)

• The stack area, etc., is set at the upper limit of the RAM.

2. Current Consumption

- In the case of the MB89PV140, add the current consumed by the EPROM which is connected to the top socket.
- When operated at low speed, the product with an OTPROM (one-time PROM) or an EPROM will consume more current than the product with a mask ROM.

However, the current consumption in sleep/stop modes is the same. (For more information, see section "
Electrical Characteristics.")

3. Mask Options

Functions that can be selected as options and how to designate these options vary by the product. Before using options check section "■ Mask Options."


Take particular care on the following points:

- Options are fixed on the MB89PV140.
- On the MB89P147, MB89145, and MB89146, the pull-down resistor option can either be selected for all affected pins, or for no pin; it is not possible to specify the pull-down resistor option for individual pins.


4. Subclock Oscillation Feedback Resistor

A built-in oscillation feedback resistor is provided for the subclock oscillator pin on the MB89PV140, but it is not provided for the MB89145, MB89146, MB89P147. Therefor these products should be connected to an external oscillation feedback resistor.

■ PIN ASSIGNMENT



To Top / Lineup / Index MB89140 Series



• Pin assignment on package top (MB89PV140 only)

Pin no.	Pin name						
65	N.C.	73	A2	81	N.C.	89	ŌĒ
66	A15/Vpp	74	A1	82	04	90	N.C.
67	A12	75	A0	83	O5	91	A11
68	A7	76	N.C.	84	O6	92	A9
69	A6	77	O1	85	07	93	A8
70	A5	78	O2	86	O8	94	A13
71	A4	79	O3	87	CE	95	A14
72	A3	80	Vss	88	A10	96	Vcc

N.C.: Internally connected. Do not use.

■ PIN DESCRIPTION

Pin	no.		Circuit		
SDIP ^{*1} MDIP ^{*2}	QFP ^{*3} MQFP ^{*4}	Pin name	type	Function	
30	23	X0	A	Main clock crystal oscillator pins	
31	24	X1	A C D G J J G G B/K		
29	22	MODA	C	Operating mode selection pin Connect directly to Vss in normal operation. This pin functions as the VPP pin in EPROM products.	
28	21	RST	D	Reset I/O pin This pin is an N-ch open-drain output type with a pull-up resistor, and a hysteresis input type. "L" is output from this pin by an internal reset source when the option is set. The internal circuit is initialized by the input of "L". This pin is with a noise canceller.	
54 to 61	47 to 54	P07/AN7 to P00/AN0	G	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller. Although these ports also serve as an analog input, analog input does not pass through the hysteresis input noise canceller.	
46	39	P17/ADST	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as an A/D converter external activation.	
47 to 49	40 to 42	P16 to P14	J	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller.	
50 to 53	43 to 46	P13/ANB to P10/AN8	G	General-purpose I/O ports The input is a hysteresis input type and with a built-in noise canceller. Although these ports also serves as an analog input, analog input does not pass through the hysteresis input noise canceller.	
34, 33	27, 26	P70/X0A, P71/X1A	B/K	General-purpose I/O ports with a built-in noise cancelle (single-clock operation) Function as subclock crystal oscillator pins. (dual-clock operation)	
35	28	P22	E	General-purpose output port	
27	20	P23/WDG	E	General-purpose output port Also serves as a watchdog output.	
36	29	P21/PWO0	E	General-purpose output port Also serves as the PWM output for the 8-bit PWM timer	
37	30	P20	E	General-purpose output port	

*2: MDP-64C-P02

*3: FPT-64P-M06

To Top / Lineup / Index MB89140 Series

Pin no.			Circuit				
SDIP ^{*1} MDIP ^{*2}	QFP ^{*3} MQFP ^{*4}	Pin name	Circuit type	Function			
38	31	P37/DTTI	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. When overcurrent is detected, the 12- bit MPG output can be inactivated by the external edge input.			
39	32	P36/PWO1	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as a 12-bit MPG output.			
40	33	P35/EC	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the external clock input for the 8/16-bit timer/counter.			
41	34	P34/SI	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial data input for the 8-bit serial interface.			
42	35	P33/SO	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial data output for the 8-bit serial interface.			
43	36	P32/SCK	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serves as the serial transfer clock for the 8-bit serial interface.			
44	37	P31/INT1	F	General-purpose I/O port The output is an N-ch open-drain type. The input is a hysteresis input type and with a built-in noise canceller. Also serves as an external interrupt. The interrupt input is also a hysteresis input type and with a built-in noise canceller.			
45	38	P30/INT0/TRG	J	General-purpose I/O port The input is a hysteresis input type and with a built-in noise canceller. Also serve as an external interrupt or as an MPG trigger input. The interrupt input is also a hysteresis input type and with a built-in noise canceller.			
1	58	BZ	I	Buzzer output-only pin P-ch high-voltage open-drain output port			
19 to 26, 11 to 18	12 to 19, 4 to 11	P47 to P40, P57 to P50	Н	Low-current P-ch high-voltage open-drain output ports Products with and without a built-in pull-down resistor between these pins and the VFDP pin are provided.			

*1: DIP-64P-M01

*2: MDP-64C-P02

*3: FPT-64P-M06

(Continued)

Pin	n no.		Circuit			
SDIP ^{*1} MDIP ^{*2}	QFP ^{*3} MQFP ^{*4}	Pin name	Circuit type	Function		
2 to 9	59 to 64 1, 2	P67 to P60	Н	Heavy-current P-ch high-voltage open-drain output port Products with and without a built-in pull-down resistor between these pins and the VFDP pin are provided.		
10	3	VFDP		Voltage supply pin for connection to a pull-down resistor for ports 4, 5, and 6. In products without a built-in pull-down resistor and in the MB89PV140, th pin should be left open.		
64	57	Vcc	_	Power supply pin		
32	25	Vss	_	Power supply (GND) pin		
63	56	AVcc	_	A/D converter power supply pin Use this pin at the same voltage as Vcc.		
62	55	AVss	_	A/D converter power supply (GND) pin Use this pin at the same voltage as V_{SS} .		

*1: DIP-64P-M01

*2: MDP-64C-P02

*3: FPT-64P-M06

• External EPROM pins (MB89PV140 only)

Pin	no.			
SDIP ^{*3} MDIP ^{*4}	QFP ^{*1} MQFP ^{*2}	Pin name	I/O	Function
65	66	A15/Vpp	0	"H" level output pin
66 67 68 69 70 71 72 73 74	67 68 69 70 71 72 73 74 75	A12 A7 A6 A5 A4 A3 A2 A1 A0	0	Address output pins
75 76 77	77 78 79	01 02 03	I	Data input pins
78	80	Vss	0	Power supply (GND) pin
79 80 81 82 83	82 83 84 85 86	O4 O5 O6 O7 O8	I	Data input pins
84	87	CE	0	ROM chip enable pin Outputs "H" during standby.
85	88	A10	0	Address output pin
86	89	ŌĒ	0	ROM output enable pin Outputs "L" at all times.
87 88 89	91 92 93	A11 A9 A8	0	Address output pins
90	94	A13		
91	95	A14		
92	96	Vcc	0	EPROM power supply pin
_	65 76 81 90	N.C.	_	Internally connected pins Be sure to leave them open.

*1: DIP-64P-M01


*2: MDP-64C-P02

*3: FPT-64P-M06

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
A	X0 X0 X0 X0 X0 X0 X0 X0 X0 X0	 Crystal or ceramic oscillation type (main clock) At an oscillation feedback resistor of approximately 1 MΩ/5.0 V
В	X1A XOA TOP TOP TOP TOP TOP TOP TOP TOP	 Crystal or ceramic oscillation type (subclock) At an oscillation feedback resistor of approximately 4.5 MΩ/5.0 V (The built-in feedback resistor is not provided except on the MB89PV140-102.)
С		
D	R P-ch N-ch Hysteresis input (with noise canceller)	 At an output pull-up resistor (P-ch) of approximately 50 kΩ/5.0 V CMOS hysteresis input (with noise canceller)
E	□ □ □ □ □ □ □ □ □ □ □ □ □ □	CMOS output
F	Hysteresis input (with noise canceller)	 N-ch open-drain output CMOS hysteresis input (with noise canceller)

To Top / Lineup / Index MB89140 Series



■ HANDLING DEVICES

1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than V_{cc} or lower than V_{ss} is applied to input and output pins other than medium- to high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between V_{cc} and V_{ss}. (However, up to 7.0 V can be applied to P31/INT pin, regardless of V_{cc})

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

3. Treatment of N.C. Pins

Be sure to leave (internally connected) N.C. pins open.

4. Power Supply Voltage Fluctuations

Although Vcc power supply voltage is assured to operate within the rated range, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than 10% of the standard Vcc value at the commercial frequency (50 to 60 Hz) and the transient fluctuation rate will be less than 0.1 V/ms at the time of a momentary fluctuation such as when power is switched.

5. Precautions when Using an External Clock

Even when an external clock is used, oscillation stabilization time is required for power-on reset (optional) and wake-up from stop mode.

■ PROGRAMMING TO THE EPROM ON THE MB89P147


The MB89P147 is an OTPROM version of the MB89140 series.

1. Features

- 32-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)

2. Memory Space

Memory space in each mode such as 32-Kbyte PROM, option area is diagrammed below.



3. Programming to the EPROM

In EPROM mode, the MB89P147 functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.


When the operating ROM area for a single chip is 32 Kbytes (8007_H to FFFF_H) the PROM can be programmed as follows:

Programming procedure

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007^H to 7FFF^H (note that addresses 8007^H to FFFF^H while operating as a single chip assign to 0007^H to 7FFF^H in EPROM mode). Load option data into addresses 0000^H to 0006^H of the EPROM programmer. (For information about each corresponding option, see "5. Setting OTPROM Options." in section "■ Programming to the EPROM with Piggyback/evaluation Device")
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.



5. Programming Yield

All bits cannot be programmed at Fujitsu shipping test to a blanked OTPROM microcomputer, due to its nature. For this reason, a programming yield of 100% cannot be assured at all times.

6. EPROM Programmer Socket Adapter

Package	Compatible socket adapter
DIP-64P-M01	ROM-64SD-28DP-8L4
FPT-64P-M06	ROM-64QF-28DP-8L4

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

■ PROGRAMMING TO THE EPROM WITH PIGGYBACK/EVALUATION DEVICE

1. EPROM for Use

MBM27C256A-20TV, MBM27C256A-20CZ

2. Programming Socket Adapter


To program to the PROM using an EPROM programmer, use the socket adapter (manufacturer: Sun Hayato Co., Ltd.) listed below.

Package	Adapter socket part number
LCC-32 (Rectangle)	ROM-32LC-28DP-YG
LCC-32 (Square)	ROM-32LC-28DP-S

Inquiry: Sun Hayato Co., Ltd.: TEL 81-3-3802-5760

3. Memory Space

Memory space in each mode, such as 32-Kbyte PROM, option area is diagrammed below.



4. Programming to the EPROM

- (1) Set the EPROM programmer to the MBM27C256A.
- (2) Load program data into the EPROM programmer at 0007^H to 7FFFH.
- (3) Program to 0000H to 7FFFH with the EPROM programmer.

5. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

• OTPROM option bit map

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
8000н (0000н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Single/dual- clock system 1: Dual clock 0: Single clock	Reset pin output 1: Yes 0: No	Power-on reset 1: Yes 0: No	Reserved (Write 1 bit to this bit.)	Reserved (Write 1 bit to this bit.)
8001н (0001н)	P17 Pull-up 1: No 0: Yes	P16 Pull-up 1: No 0: Yes	P15 Pull-up 1: No 0: Yes	P14 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8002н (0002н)	P37 Pull-up 1: No 0: Yes	P36 Pull-up 1: No 0: Yes	P35 Pull-up 1: No 0: Yes	P34 Pull-up 1: No 0: Yes	P33 Pull-up 1: No 0: Yes	P32 Pull-up 1: No 0: Yes	Vacancy Readable and writable	Vacancy Readable and writable
8003н (0003н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8004н (0004н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8005н (0005н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable
8006н (0006н)	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable	Vacancy Readable and writable

Notes: • Set each bit to 1 to erase.


• Do not write 0 to the vacant bit.

The read value of the vacant bit is 1, unless 0 is written to it.

• The parenthesized addresses are the corresponding addresses on the EPROM programmer.

To Top / Lineup / Index MB89140 Series


BLOCK DIAGRAM



■ CPU CORE

1. Memory Space

The microcontrollers of the MB89140 series offer a memory space of 64 Kbytes for storing all of I/O, data, and program areas. The I/O area is located at the lowest address. The data area is provided immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is located at exactly the opposite end, that is, near the highest address. Provide the tables of interrupt reset vectors and vector call instructions toward the highest address within the program area. The memory space of the MB89140 series is structured as illustrated below.




2. Registers

The F²MC-8L family has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The following dedicated registers are provided:


Program counter (PC):	A 16-bit register for indicating instruction storage positions
Accumulator (A):	A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8-bit data processing instruction, the lower byte is used.
Temporary accumulator (T):	A 16-bit register which performs arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.
Index register (IX):	A 16-bit register for index modification
Extra pointer (EP):	A 16-bit pointer for indicating a memory address
Stack pointer (SP):	A 16-bit register for indicating a stack area
Program status (PS):	A 16-bit register for storing a register pointer, a condition code

1		1	
	16 bits	- > ¦	Initial value
	PC	: Program counter	FFFDH
	А	: Accumulator	Undefined
	Т	: Temporary accumulato	or Undefined
	IX	: Index register	Undefined
	EP	: Extra pointer	Undefined
	SP	: Stack pointer	Undefined
	PS		flag = 0, IL1, 0 = 11 ther bits are undefined.

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data and bits for control of CPU operations at the time of an interrupt.

- H-flag: Set when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared otherwise. This flag is for decimal adjustment instructions.
- I-flag: Interrupt is allowed when this flag is set to 1. Interrupt is prohibited when the flag is set to 0. Set to 0 when reset.
- IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.


IL1	IL0	Interrupt level	High-low
0	0	1	High
0	1		t i
1	0	2	
1	1	3	Low = no interrupt

- N-flag: Set if the MSB is set to 1 as the result of an arithmetic operation. Cleared when the bit is set to 0.
- Z-flag: Set when an arithmetic operation results in 0. Cleared otherwise.
- V-flag: Set if the complement on 2 overflows as a result of an arithmetic operation. Reset if the overflow does not occur.
- C-flag: Set when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: An 8-bit register for storing data

The general-purpose registers are 8 bits and located in the register banks of the memory. One bank contains eight registers and up to a total of 32 banks can be used in the MB89140 series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Read/write	Register name	Register description
00н	(R/W)	PDR0	Port 0 data register
01н	(VV)	DDR0	Port 0 data direction register
02н	(R/W)	PDR1	Port 1 data register
03н	(VV)	DDR1	Port 1 data direction register
04н	(R/W)	PDR2	Port 2 data register
05н			Vacancy
06н			Vacancy
07н	(R/W)	SYCC	System clock control register
08н	(R/W)	STBC	Standby control register
09н	(R/W)	WDTC	Watchdog timer control register
0Ан	(R/W)	TBCR	Time-base timer control register
0Вн	(R/W)	WPCR	Watch prescaler control register
0Сн	(R/W)	PDR3	Port 3 data register
0Dн	(W)	DDR3	Port 3 data direction register
0Ен	(R/W)	BUZR	Buzzer register
0Fн	(R/W)	EIC	External interrupt control register
10н	(R/W)	PDR4	Port 4 data register
11н	(R/W)	PDR5	Port 5 data register
12н	(R/W)	PDR6	Port 6 data register
13н	(R)	PDR7	Port 7 data register
14н			Vacancy
15н			Vacancy
16н	(W)	COMR	8-bit PWM timer compare register
17н	(R/W)	CNTR	8-bit PWM timer control register
18н	(R/W)	T3CR	Timer 3 control register
19н	(R/W)	T2CR	Timer 2 control register
1Ан	(R/W)	T3DR	Timer 3 data register
1Вн	(R/W)	T2DR	Timer 2 data register
1Сн	(R/W)	SMR	Serial mode register
1Dн	(R/W)	SDR	Serial data register
1Eн	(R/W)	ADC1	A/D converter control register 1
1F _H	(R/W)	ADC2	A/D converter control register 2

To Top / Lineup / Index MB89140 Series

(Continued)

Address	Read/write	Register name	Register description				
20н	(R/W)	ADDH	A/D converter data register (H)				
21н	(R/W)	ADDL A/D converter data register (L)					
22н	(W)	PCR0	Port input control register 0				
23н	(W)	PCR1	Port input control register 1				
24н	(R/W)	MCNT	MPG control register				
25н	(R/W)	INTSTR	MPG interrupt status register				
26н	(W)	CMCLBR (H)	MPG compare clear buffer register H				
27н	(W)	CMCLBR (L)	MPG compare clear buffer register L				
28н	(W)	OUTCBR (H)	MPG output buffer register H				
29н	(W)	OUTCBR (L)	MPG output buffer register L				
2Ан			Vacancy				
2Вн		Vacancy					
2Сн			Vacancy				
2Dн			Vacancy				
2Ен			Vacancy				
2Fн			Vacancy				
30н to 77н			Vacancy				
78н			Vacancy				
79н			Vacancy				
7Ан			Vacancy				
7Вн			Vacancy				
7Сн	(W)	ILR1	Interrupt level setting register 1				
7Dн	(W)	ILR2	Interrupt level setting register 2				
7Ен	(W)	ILR3 Interrupt level setting register 3					
7 F н			Vacancy				

Note: Do not use vacancies.

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

(AVss = Vss = 0.0 V)

Deveryor	Sumbol	Va	lue	Unit	Remarks
Parameter	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	Vcc	Vss – 0.3	Vss + 7.0	V	
Fower supply voltage	AVcc	Vss – 0.3	Vss + 7.0	V	*2
I/O voltage	VI01	Vss – 0.3	Vcc + 0.3	V	Except P31
1/O voltage	VIO2	Vss – 0.3	7	V	P31
"H" level total average output current	∑Іон		-120	mA	Average value (operating current × operating rate)
			-12	mA	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37
"H" level maximum output current	Іон	_	-20	mA	P40 to P47, P50 to P57
			-36	mA	P60 to P67, BZ
			-6	mA	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37 Average value (operating current × operating rate) ⁻¹
"H" level average output current	ЮНАУ		-10	mA	P40 to P47, P50 to P57 Average value (operating current × operating rate) ¹
			-18	mA	P60 to P67, BZ Average value (operating current × operating rate) ¹
"L" level total average output current	Σ Iolav		150	mA	Average value (operating current × operating rate)*1
"L" level maximum output current	Iol		12	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37
"L" level average output current	Iolav	_	6	mA	P00 to P07, P10 to P17, P20 to P23, P30 to P37 Average value (operating current \times operating rate) ^{*1}
Power consumption	PD	_	500	mW	
Operating temperature	TA	-40	+85	°C	
Storage temperature	Tstg	-55	+150	°C	

*1: The total average output current is defined as the average current that flows through all of the relevant pins in a 100 ms period. The output peak current is defined as the peak value of any one of the relevant pins. The average output current is defined as the average current that flows through any one of the relevant pins in a 100 ms period.

*2: Use AVcc and Vcc set at the same voltage. Take care so that AVcc does not exceed Vcc, such as when power is turned on.

Precautions: Permanent device damage may occur if the above "Absolute Maximum Ratings" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Va	lue	Unit	Remarks	
	Symbol	Min.	Max.	Unit	Remains	
		2.7*	6.0*	V	Normal operation assurance range*	
Power supply voltage	Vcc AVcc	2.2	6.0	V	In watch mode or subclock operation (Only for the MB89P147, the minimum value is 2.7 V.)	
		1.5	6.0	V	Retains the RAM state in stop mode	
	VFDP	Vcc – 40	Vcc + 0.3	V		
Operating temperature	TA	-40	+85	°C		

* : These values vary with the operating frequency and analog assurance range. See Figure 1 and "5. A/D Converter Electrical Characteristics."




Figure 1 Operating Voltage vs. Main Clock Operating Frequency

Figure 1 indicates the operating frequency of the external oscillator at an instruction cycle of 4/F_{CH}. Since the operating voltage range is dependent on the instruction cycle, see minimum execution time if the operating speed is switched using a gear.

3. DC Characteristics

					Value		.,	-40°C to +85°C
Parameter Symb	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit	Remarks
"H" level input voltage	VIHS	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, X1, RST, MODA		0.7 Vcc		Vcc + 0.3	V	Hysteresis input
"L" level input voltage	Vils	P00 to P07, P10 to P17, P30 to P37, P70, P71, X0, X1, RST, MODA		Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
"H" level output	Vон1	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37	Іон = -2.0 mA	2.4	_	_	V	
voltage	Vон2	P40 to P47, P50 to P57	Іон = –10 mA	3.0		_	V	
	Vонз	P60 to P67, BZ	Iон = -18 mA	3.0			V	
"L" level output voltage	Vol1	P00 to P07, P10 to P17, P20 to P23, P30, P32 to P37	lo∟ = 1.8 mA		_	0.4	V	
	Vol2	RST	lo∟ = 4.0 mA	_	_	0.6	V	
Input leakage current	IL11	P00 to P07, P10 to P17, P30 to P37, P70, P71, MODA	0.45 V < VI < Vcc	_	_	±5	μΑ	Without pull-up resistor for P14 to P17 and P32 to P37
	ILI2	P14 to P17, P32 to P37	V1 = 0.0 V	-200	-100	-50	μA	With pull-up resistor
Output leakage	ILO1	P40 to P47, P50 to P57	Vi = VFDP = Vcc - 40 V	_		-10	μA	
current ILO2	ILO2	P60 to P67, BZ	Vi = VFDP = Vcc - 40 V	_	_	-20	μΑ	
Pull-up resistance	Rpulu	RST P14 to P17, P32 to P37	V1 = 0.0 V	25	50	100	kΩ	With pull-up resistor
Pull-down resistance	Rpuld	P40 to P47, P50 to P57, P60 to P67	Vон = 5.0 V	50	100	150	kΩ	With pull-down resistor optional

(Continued)

$(AV_{CC} = V_{CC} = 5.0 \text{ V}, AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C tc}$									
Parameter	Symbol	Pin		Condition		Value		Unit	Remarks
Falameter	Symbol	ГШ		Condition	Min.	Тур.	Max.	Unit	Remarks
	Icc1		Vcc t _{inst} *2	= 8 MHz = 5.0 V = 0.5 μs out open		9	15	mA	
				= 8 MHz	_	1.5	2	mA	
	Icc2		tinst ^{*2}	= 3.2 V = 8.0 μs out open	_	2.5	5.0	mA	MB89P147
	Iccs1		Sleep mode	FcH = 8 MHz Vcc = 5.0 V $t_{inst}^{*2} = 0.5 \ \mu\text{s}$		3	7	mA	
Iccs2 Vcc	Vcc	Sleep	FcH = 8 MHz Vcc = 3.2 V t _{inst^{*2}} = 8.0μ s	_	1	1.5	mA		
Dower oupply			Subclock mode		_	50	150	μA	
Power supply current ^{*1}	lcc∟			= 32.768 kHz = 3.0 V	_	1	3	mA	MB89P147
	Iccls		Subclock sleep mode $F_{CL} = 32.768 \text{ kHz}$ $V_{CC} = 3.0 \text{ V}$		_	25	50	μA	
	Ісст	-	Watch mode F _{CL} = 32.768 kHz V _{CC} = 3.0 V		_	3	15	μA	
	Іссн			mode +25°C	_	_	10	μA	
	la	AVcc		= 8 MHz, A/D conversion is ated	_	1.5	4	mA	
	Іан			+25°C, A/D conversion is bed		1	5	μA	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	f = 1	MHz		10		pF	

10°C to 195°C) (ΛM) ٠,

*1: The power supply current is measured at the external clock.

*2: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."


Note: FCH indicates the main clock oscillation frequency. When FCH = 8 MHz, the 4/FCH execution time is 0.5 µs, and the 64/FcH execution time is 8 μ s.

4. AC Characteristics

(1) Reset Timing

$(AVcc = Vcc = 5.0 \text{ V}, AVss = Vss = 0.0 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to}$										
Parameter	Symbol	Condition		Value	Unit	Remarks				
	Symbol	Condition	Min.	Тур.	Max.		Rellidiks			
RST "L" pulse width	t zlzh		16 t xcyL	—	—	ns				
RST noise limit width	t zlnc		30	50	80	ns				

Note: T_{XCYL} is the oscillation cycle (1/F_{CH}) to input to the X0 pin.




(2) Power-on Reset

 $(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Parameter	Symbol	Condition	Va	lue	Unit	Remarks	
Falametei	Symbol	Condition	Min.	Max.	Unit	itelila KS	
Power supply rising time	tR			50	ms	Power-on reset function only	
Power supply cut-off time	t off		1	_	ms	Due to repeated operations	


Note: Make sure that power supply rises within the selected oscillation stabilization time. If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.



(3) Clock Timing

$(AV_{SS} = V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +80^{\circ}\text{C}$										
Parameter	Symbol	Pin	Condition		Value		Unit	Remarks		
Faiaillelei	Symbol	ГШ	Condition	Min.	Тур.	Max.	Unit	Remarks		
	Fсн	X0, X1		2		8	MHz			
Clock frequency	FcL	X0A, X1A			32.768	_	kHz			
	txcyl	X0, X1		125		500	ns			
Clock cycle time	t LXCYL	X0A, X1A			30.5	_	μs			
Input clock pulso width	Р _{WH} Pw∟	X0		30		_	ns	External clock		
Input clock pulse width	Pwhl Pwll	X0A			15.2	_	μs	External clock		
Input clock rising/falling time	tcr tcf	X0, X0A				10	ns	External clock		





(4) Instruction Cycle


Parameter	Symbol	Value (typical)	Unit	Remarks
Instruction cycle (minimum execution time)	t inst ·	4/Fсн, 8/Fсн, 16/Fсн, 64/Fсн	μs	(4/F_CH) t_{inst} = 0.5 μs when operating at F_CH = 8 MHz
		2/Fc∟	μs	t_{inst} = 61.036 µs when operating at FcL = 32.768 kHz

(5) Serial I/O Timing

$(AVCC = VCC = 5.0 V \pm 10\%, AVSS = VSS = 0.0 V, TA = -40^{\circ}C t0 + 63$									
Parameter	Symbol	Pin	Condition	Value		Unit	Remarks		
			Condition	Min.	Max.	Onit	IVEIIIdi KS		
Serial clock cycle time	tscyc	SCK	Internal shift clock mode	2 tinst*		μs			
$SCK \downarrow \rightarrow SO$ time	t slov	SCK, SO		-200	200	ns			
Valid SI \rightarrow SCK \uparrow	tıvsн	SI, SCK		1/2 t _{inst} *		μs			
SCK $\uparrow \rightarrow$ valid SI hold time	tsнıx	SCK, SI		1/2 t _{inst} *		μs			
Serial clock "H" pulse width	t shsl	SCK	External shift clock mode	1 t _{inst} *		μs			
Serial clock "L" pulse width	t slsh	SCK		1 tinst*		μs			
$SCK \downarrow \rightarrow SO$ time	t slov	SCK, SO		0	200	ns			
Valid SI \rightarrow SCK \uparrow	t ivsh	SI, SCK		1/2 tinst*	—	μs			
SCK $\uparrow \rightarrow$ valid SI hold time	tsнix	SCK, SI]	1/2 t _{inst} *		μs			

 $(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

* : For information on tinst, see "(4) Instruction Cycle."



000

(6) Peripheral Input Timing

$(AV_{CC} = V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$									
Parameter	Symbol	Pin	Condition	Value		l lmit	Remarks		
			Condition	Min.	Max.	Unit	Reindiks		
Peripheral input "H" pulse width 1	t iliH1	TRG, DTTI ADST, EC INT0 to INT1	_	2 t _{inst} *	_	μs			
Peripheral input "L" pulse width 1	t i∺i∟1	TRG, DTTI ADST, EC INT0 to INT1		2 t _{inst} *	_	μs			


11.400

* : For information on tinst, see "(4) Instruction Cycle."

(7) Peripheral Input Noise Limit Width

$(AVcc = Vcc = 5.0 V \pm 10\%, AVss = Vss = 0.0 V, T_A = -40^{\circ}C to +$								
Parameter	Symbol	Condition	Value			Unit	Remarks	
			Min.	Тур.	Max.	Unit	Itellial KS	
Peripheral input "H"	tihnc1	All inputs except	7	15	30	ns	MB89P147/PV140	
level noise limit width 1		INT1 and INT0	15	30	60	ns	Except MB89P147/PV140	
Peripheral input "L" level noise limit width 1	tilnc1	All inputs except INT1 and INT0	7	15	30	ns	MB89P147/PV140	
			15	30	60	ns	Except MB89P147/PV140	
Interrupt "H" level noise limit width 2	tunios	INT1, INT0	30	50	100	ns	MB89P147/PV140	
	UHNC2		50	100	250	ns	Except MB89P147/PV140	
Interrupt "L" level noise limit width 2	tilnc2	INT1, INTO	30	50	100	ns	MB89P147/PV140	
	ULNC2		50	100	250	ns	Except MB89P147/PV140	

(. . .




5. A/D Converter Electrical Characteristics

		A)	Vcc = Vcc =	5.0 V+10%, F сн	= 8 MHz, AVss: Value	= Vss = 0.0 V, TA	<u> = −40°</u>	C to +85°C
Parameter	Symbol	Pin	Condition		Unit	Remarks		
				Min.	Тур.	Max.	onne	rtomanto
Resolution			—	_	_	10	bit	
Total error		_	AVcc = Vcc = 5.0 V	_		±3.0	LSB	
Linearity error						±2.0	LSB	
Differential linearity error						±1.5	LSB	
Zero transition voltage	Vот	AN0 to ANB		AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	mV	
Full-scale transition voltage	Vest	AN0 to ANB	_	AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	mV	
Interchannel disparity		_	—	_		4	LSB	
A/D mode conversion time			At 8-MHz oscillation	33		_	t inst*	
Analog port input current	Iain	AN0 to ANB	AVcc = Vcc = 5.0 V	_	_	10	μΑ	
Analog input voltage	_	AN0 to ANB		0.0	_	AVcc	V	

*: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

Notes: • The smaller AVcc, the greater the error would become relatively.

• The output impedance of the external circuit connected to an analog input block should be no more than several kΩ. If the output impedance is too high, the analog voltage sampling time might be insufficient.



(1) A/D Glossary


- Resolution Analog changes that are identifiable with the A/D converter
- · Linearity error

The deviation of the straight line connecting the zero transition point ("00 0000 0000" \leftrightarrow "00 0000 0001") with the full-scale transition point ("11 1111 1110" \leftrightarrow "11 1111 1111") from actual conversion characteristics


- Differential linearity error The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value
- Total error

The difference between theoretical and actual values

This error is caused by the zero transition error, full-scale transition error, linearity error, quantization error and noise.




(Continued)




■ EXAMPLE CHARACTERISTICS


(1) "L" Level Output Voltage



(2) "H" Level Output Voltage

(3) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)







(4) Power Supply Current (External Clock)



(Continued)



(5) Pull-up Resistance



■ INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.

Symbol	Meaning
dir	Direct address (8 bits)
off	Offset (8 bits)
ext	Extended address (16 bits)
#vct	Vector table number (3 bits)
#d8	Immediate data (8 bits)
#d16	Immediate data (16 bits)
dir: b	Bit direct address (8:3 bits)
rel	Branch relative address (8 bits)
@	Register indirect (Example: @A, @IX, @EP)
A	Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.)
AH	Upper 8 bits of accumulator A (8 bits)
AL	Lower 8 bits of accumulator A (8 bits)
Т	Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the instruction in use.)
TH	Upper 8 bits of temporary accumulator T (8 bits)
TL	Lower 8 bits of temporary accumulator T (8 bits)
IX	Index register IX (16 bits)

Table 1 Instruction Symbols

(Continued)

(Continued)

Symbol	Meaning
EP	Extra pointer EP (16 bits)
PC	Program counter PC (16 bits)
SP	Stack pointer SP (16 bits)
PS	Program status PS (16 bits)
dr	Accumulator A or index register IX (16 bits)
CCR	Condition code register CCR (8 bits)
RP	Register bank pointer RP (5 bits)
Ri	General-purpose register Ri (8 bits, i = 0 to 7)
×	Indicates that the very \times is the immediate data. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
(×)	Indicates that the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)
((×))	The address indicated by the contents of \times is the target of accessing. (Whether its length is 8 or 16 bits is determined by the instruction in use.)

Columns indicate the following:

Mnemonic:	Assembler notation of an instruction
~:	Number of instructions
#:	Number of bytes
Operation:	Operation of an instruction
TL, TH, AH:	A content change when each of the TL, TH, and AH instructions is executed. Symbols in the column indicate the following:
	 "-" indicates no change. dH is the 8 upper bits of operation description data. AL and AH must become the contents of AL and AH immediately before the instruction is executed. 00 becomes 00.
N, Z, V, C:	An instruction of which the corresponding flag will change. If + is written in this column, the relevant instruction will change its corresponding flag.
OP code:	Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
	Example: 48 to $4F \leftarrow$ This indicates 48, 49, 4F.

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
MOV dir,A	3	2	$(dir) \leftarrow (A)$	_	_	_		45
MOV @IX +off,A	4	2	$((IX) + off) \leftarrow (A)$	_	_	_		46
MOV ext,A	4	3	$(ext) \leftarrow (A)$	_	_	_		61
MOV @EP,A	3	1	((EP)) ← (A)	_	_	_		47
MOV Ri,A	3	1	$(Ri) \leftarrow (A)$	_	-	_		48 to 4F
MOV A,#d8	2	2	$(A) \leftarrow (B)$	AL	-	_	++	04
MOV A,dir	3	2	$(A) \leftarrow (dir)$	AL	-	_	++	05
MOV A,@IX +off	4	2	$(A) \leftarrow ((IX) + off)$	AL	-	_	++	06
MOV A,ext	4	3	$(A) \leftarrow (ext)$	AL	_	_	++	60
MOV A,@A	3	1	$(A) \leftarrow ((A))$	AL	_	_	++	92
MOV A,@EP	3	1	$(A) \leftarrow ((EP))$	AL	_	_	++	07
MOV A,Ri	3	1	$(A) \leftarrow (Ri)$	AL	_	-	++	08 to 0F
MOV dir,#d8	4	3	(dír) ← dĺ	_	_	-		85
MOV @IX +off,#d8	5	3	$((IX) + off) \leftarrow d8$	_	_	-		86
MOV @EP,#d8	4	2	((EP)) ← d8	_	_	-		87
MOV Ri,#d8	4	2	(Ri) ← d8	_	_	-		88 to 8F
MOVW dir.A	4	2	$(dir) \leftarrow (AH), (dir + 1) \leftarrow (AL)$	_	_	_		D5
MOVW @IX +off,A	5	2	$((IX) + off) \leftarrow (AH),$	_	_	-		D6
			$((IX) + off + 1) \leftarrow (AL)$					
MOVW ext,A	5	3	$(ext) \leftarrow (AH), (ext + 1) \leftarrow (AL)$	_	_	_		D4
MOVW @ÉP,A	4	1	((EP)) ← (ÁH),((EP) + 1) ← (AL)	_	_	_		D7
MOVW EP,A	2	1	$(EP) \leftarrow (A)$	_	_	_		E3
MOVW A,#d16	3	3	$(A) \leftarrow d16$	AL	AH	dH	++	E4
MOVW A,dir	4	2	$(AH) \leftarrow (dir), (AL) \leftarrow (dir + 1)$	AL	AH	dH	++	C5
MOVW A,@IX +off	5	2	$(AH) \leftarrow ((IX) + off),$	AL	AH	dH	++	C6
,			$(AL) \leftarrow ((IX) + off + 1)$			-		
MOVW A,ext	5	3	$(AH) \leftarrow (ext), (AL) \leftarrow (ext + 1)$	AL	AH	dH	++	C4
MOVW A,@A	4	1	$(AH) \leftarrow ((A)), (AL) \leftarrow ((A)) + 1)$	AL	AH	dH	++	93
MOVW A,@EP	4	1	$(AH) \leftarrow ((EP)), (AL) \leftarrow ((EP) + 1)$	AL	AH	dH	++	C7
MOVW A,EP	2	1	$(A) \leftarrow (EP)$	_	_	dH		F3
MOVW EP,#d16	3	3	$(EP) \leftarrow d16$	_	_	_		E7
MOVW IX,A	2	1	$(IX) \leftarrow (A)$	_	_	_		E2
MOVW A,IX	2	1	$(A) \leftarrow (IX)$	_	_	dH		F2
MOVW SP,A	2	1	$(SP) \leftarrow (A)$	_	_	_		E1
MOVW A,SP	2	1	$(A) \leftarrow (SP)$	_	_	dH		F1
MOV @A,T	3	1	$((A)) \leftarrow (T)$	_	_	_		82
MOVW @A,T	4	1	$((A)) \leftarrow (TH), ((A) + 1) \leftarrow (TL)$	_	_	_		83
MOVW IX,#d16	3	3	$(IX) \leftarrow d16$	_	_	_		E6
MOVW A,PS	2	1	$(A) \leftarrow (PS)$	_	_	dH		70
MOVW PS,A	2	1	$(PS) \leftarrow (A)$	_	_	_	++++	71
MOVW SP,#d16	3	3	(SP) ← d16	_	_	_		E5
SWAP	2	1	$(AH) \leftrightarrow (AL)$	_	_	AL		10
SETB dir: b	4	2	(dir): b \leftarrow 1	_	_	_		A8 to AF
CLRB dir: b	4	2	(dir): $b \leftarrow 0$	_	_	_		A0 to A7
XCH A,T	2	1	$(AL) \leftrightarrow (TL)$	AL	_	_		42
XCHW A,T	3	1	$(A) \leftrightarrow (T)$	AL	AH	dH		43
XCHW A,EP	3	1	$(A) \leftrightarrow (EP)$	_		dH		40 F7
XCHW A,IX	3	1	$(A) \leftrightarrow (IX)$	_	_	dH		F6
XCHW A,SP	3	1	$(A) \leftrightarrow (SP)$	_	_	dH		F5
MOVW A,PC	2	1	$(A) \leftarrow (PC)$	_	_	dH		F0
	-	•						10

Table 2 Transfer Instructions (48 instructions)

Notes: \bullet During byte transfer to A, T \leftarrow A is restricted to low bytes.

> Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of F²MC-8 family)

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
ADDC A,Ri	3	1	$(A) \leftarrow (A) + (Ri) + C$	-	_	_	++++	28 to 2F
ADDC A,#d8	2	2	$(A) \leftarrow (A) + d8 + C$	_	-	_	++++	24
ADDC A,dir	3	2	$(A) \leftarrow (A) + (dir) + C$	-	-	-	++++	25
ADDC A,@IX +off	4	2	$(A) \leftarrow (A) + ((IX) + off) + C$	—	-	-	++++	26
ADDC A,@EP	3	1	$(A) \leftarrow (A) + (\ (EP)\) + C$	—	-	-	++++	27
ADDCW A	3	1	$(A) \leftarrow (A) + (T) + C$	—	-	dH	++++	23
ADDC A	2	1	$(AL) \leftarrow (AL) + (TL) + C$	—	-	-	++++	22
SUBC A,Ri	3	1	$(A) \leftarrow (A) - (Ri) - C$	—	-	-	++++	38 to 3F
SUBC A,#d8	2	2	$(A) \leftarrow (A) - d8 - C$	—	-	-	++++	34
SUBC A,dir	3	2	$(A) \leftarrow (A) - (dir) - C$	—	-	-	++++	35
SUBC A,@IX +off	4	2	$(A) \leftarrow (A) - ((IX) + off) - C$	—	-	-	++++	36
SUBC A,@EP	3	1	$(A) \leftarrow (A) - ((EP)) - C$	—	-	<u> </u>	++++	37
SUBCW A	3	1	$(A) \leftarrow (T) - (A) - C$	-	-	dH	++++	33
SUBC A	2	1	$(AL) \leftarrow (TL) - (AL) - C$	_	-	-	++++	32
INC Ri	4	1	$(Ri) \leftarrow (Ri) + 1$	-	-	-	+++-	C8 to CF
	3	1	$(EP) \leftarrow (EP) + 1$	_	-	-		C3
	3	1	$(IX) \leftarrow (IX) + 1$	_	-	-		C2
INCW A DEC Ri	3	1	$(A) \leftarrow (A) + 1$	_	_	dH	++	C0 D8 to D5
DEC RI DECW EP	3	1	$(Ri) \leftarrow (Ri) - 1$	_	_	-	+++-	D8 to DF D3
DECW EP	3	1	$(EP) \leftarrow (EP) - 1$	_		-		D3 D2
DECW IX DECW A	3	1	$(IX) \leftarrow (IX) - 1$ $(A) \leftarrow (A) - 1$	_		dH		D2 D0
MULU A	19	1	$(A) \leftarrow (A) - 1$ $(A) \leftarrow (AL) \times (TL)$	_		dH	++	01
DIVU A	21	1	$(A) \leftarrow (AL) \land (AL), MOD \rightarrow (T)$	dL	00	00		11
ANDW A	3	1	$(A) \leftarrow (I) / (AL), \text{ (III)} \rightarrow (I)$ $(A) \leftarrow (A) \land (T)$	- -		dH	+ + R –	63
ORW A	3	1	$(A) \leftarrow (A) \lor (T)$	_	_	dH	++R-	73
XORW A	3	1	$(A) \leftarrow (A) \forall (T)$	_	_	dH	++R-	53
CMP A	2	1	(TL) – (AL)	_	_	_	++++	12
CMPW A	3	1	(T) - (A)	_	_	_	++++	13
RORC A	2	1	$\rightarrow C \rightarrow A \neg$	_	_	_	++-+	03
ROLC A	2	1		-	-	-	++-+	02
CMP A,#d8	2	2	(A) – d8	_	_	_	++++	14
CMP A,dir	3	2	(A) – (dir)	—	-	_	++++	15
CMP A,@EP	3	1	(A) – ((EP))	—	_	_	++++	17
CMP A,@IX +off	4	2	(A) - ((IX) + off)	_	-	_	++++	16
CMP A,Ri	3	1	(A) – (Ri)	_	-	-	++++	18 to 1F
DAA	2	1	Decimal adjust for addition	_	-	-	++++	84
DAS	2	1	Decimal adjust for subtraction	_	-	-	++++	94
XOR A	2	1	$(A) \leftarrow (AL) \forall (TL)$	—	-	-	++R-	52
XOR A,#d8	2	2	$(A) \leftarrow (AL) \forall d8$	-	-	-	++R-	54
XOR A,dir	3	2	$(A) \leftarrow (AL) \forall (dir)$	—	-	-	+ + R –	55
XOR A,@EP	3	1	$(A) \leftarrow (AL) \forall ((EP))$	—	-	-	+ + R –	57
XOR A,@IX +off	4	2	$(A) \leftarrow (AL) \forall ((IX) + off)$	—	-	-	+ + R –	56
XOR A,Ri	3	1	$(A) \leftarrow (AL) \forall (Ri)$	—	-	-	+ + R –	58 to 5F
AND A	2	1	$(A) \leftarrow (AL) \land (TL)$	-	-	-	+ + R –	62
AND A,#d8	2	2	$(A) \leftarrow (AL) \land d8$	-	-	-	++R-	64
AND A,dir	3	2	$(A) \leftarrow (AL) \land (dir)$	—	_	_	+ + R –	65

 Table 3
 Arithmetic Operation Instructions (62 instructions)

(Continued)

Mnemonic	2	#	Operation	TL	TH	AH	NZVC	OP code
AND A,@EP	3	1	$(A) \leftarrow (AL) \land ((EP))$	_	_	_	+ + R –	67
AND A,@IX +off	4	2	$(A) \leftarrow (AL) \land ((IX) + off)$	_	-	_	++R-	66
AND A,Ri	3	1	$(A) \leftarrow (AL) \land (Ri)$	_	-	-	++R-	68 to 6F
OR A	2	1	$(A) \leftarrow (AL) \lor (TL)$	_	-	-	+ + R –	72
OR A,#d8	2	2	$(A) \leftarrow (AL) \lor d8$	_	-	-	++R-	74
OR A,dir	3	2	$(A) \leftarrow (AL) \lor (dir)$	_	_	_	++R-	75
OR A,@EP	3	1	$(A) \leftarrow (AL) \lor ((EP))$	_	-	-	++R-	77
OR A,@IX +off	4	2	$(A) \leftarrow (AL) \lor ((IX) + off)$	_	-	-	++R-	76
OR A,Ri	3	1	$(A) \leftarrow (AL) \lor (Ri)$	_	-	_	++R-	78 to 7F
CMP dir,#d8	5	3	(dir) – d8	_	-	-	++++	95
CMP @EP,#d8	4	2	((ÉP)) – d8	_	_	_	++++	97
CMP @IX +off,#d8	5	3	((IX) + off) – d8	_	_	_	++++	96
CMP Ri,#d8	4	2	(Ri) – d8	_	-	-	++++	98 to 9F
INCW SP	3	1	$(SP) \leftarrow (SP) + 1$	_	_	-		C1
DECW SP	3	1	$(SP) \leftarrow (SP) - 1$	_	_	_		D1

Table 4 E	Branch Instructions	(17	instructions)	ł
-----------	---------------------	-----	---------------	---

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
BZ/BEQ rel	3	2	If Z = 1 then PC \leftarrow PC + rel	_	_	_		FD
BNZ/BNE rel	3	2	If Z = 0 then PC \leftarrow PC + rel	_	_	_		FC
BC/BLO rel	3	2	If C = 1 then PC \leftarrow PC + rel	_	_	-		F9
BNC/BHS rel	3	2	If C = 0 then PC \leftarrow PC + rel	_	_	_		F8
BN rel	3	2	If N = 1 then PC \leftarrow PC + rel	_	_	_		FB
BP rel	3	2	If N = 0 then PC \leftarrow PC + rel	_	_	-		FA
BLT rel	3	2	If V \forall N = 1 then PC \leftarrow PC + rel	_	_	_		FF
BGE rel	3	2	If V \forall N = 0 then PC \leftarrow PC + rel	_	_	-		FE
BBC dir: b,rel	5	3	If (dir: b) = 0 then PC \leftarrow PC + rel	_	_	-	-+	B0 to B7
BBS dir: b,rel	5	3	If (dir: b) = 1 then PC \leftarrow PC + rel	_	_	-	-+	B8 to BF
JMP @A	2	1	$(PC) \leftarrow (A)$	_	_	-		E0
JMP ext	3	3	$(PC) \leftarrow ext$	_	_	-		21
CALLV #vct	6	1	Vector call	_	_	-		E8 to EF
CALL ext	6	3	Subroutine call	_	_	-		31
XCHW A,PC	3	1	$(PC) \leftarrow (A), (A) \leftarrow (PC) + 1$	_	_	dH		F4
RET	4	1	Return from subrountine	—	_	-		20
RETI	6	1	Return form interrupt	_	-	-	Restore	30

Table 5	Other	Instructions	(9	instructions)
---------	-------	--------------	----	---------------

Mnemonic	~	#	Operation	TL	TH	AH	NZVC	OP code
PUSHW A	4	1			_	_		40
POPW A	4	1		_	_	dH		50
PUSHW IX	4	1		_	_	-		41
POPW IX	4	1		_	_	_		51
NOP	1	1		_	_	_		00
CLRC	1	1		_	_	_	R	81
SETC	1	1		_	_	_	S	91
CLRI	1	1		_	_	_		80
SETI	1	1			_	_		90

■ INSTRUCTION MAP

ш	MOVW A,PC	MOVW A,SP	MOVW A,IX	MOVW A,EP	XCHW A,PC	XCHW A,SP	XCHW A,IX	XCHW A,EP	BNC rel	C Fel	P rel	N	BNZ rel	Zrel	BGE rel	BLT
	@A	Υ _c	A.	Ą	16	16	16	16	0#	/ BC #1	/ BP #2	/ BN #3	#4	#5 BZ	9#	
Ш	qML	MOM	MOM	MOM	M	MOVW SP,#d16	Σ	Σ	CALLV	CALLV						
٥	W A	SP	XI M	EP	/W ext,A	/W dir,A	MOVW @IX +d,A	WW @EP,A	8	N E	8	8	R4	R5	R6	
	ADECW	DECW	DECW	DECW	MOVW t ext	MOWV r dir		MC	DEC	I DEC	2 DEC	3 DEC	t DEC	DEC	DEC	DEC
ပ		INCW SP	INCW IX	INCW EP	MOVW A,ext	MOVW A,dir	MOVW A,@IX +d	MOWV A,@EP	INC	INC R1	INC R2	INC R3	INC R4	INC R5	INC R6	INC
В	BBC dir: 0,rel	BBC dir: 1,rel	BBC dir: 2,rel	BBC dir: 3,rel	BBC dir:4,rel	BBC dir:5,rel	BBC dir: 6,rel	BBC dir: 7,rel	BBS dir: 0,rel	BBS dir: 1,rel	BBS dir: 2,rel	BBS dir: 3,rel	BBS dir: 4,rel	BBS dir: 5,rel	BBS dir: 6,rel	BBS
A	CLRB dir: 0	CLRB dir: 1	CLRB dir: 2	CLRB dir: 3	CLRB dir:4	CLRB dir:5	CLRB dir: 6	CLRB dir: 7	SETB dir: 0	SETB dir: 1	SETB dir: 2	SETB dir: 3	SETB dir: 4	SETB dir: 5	SETB dir: 6	SETB
6	SETI	SETC	MOV A,@A	MOVW A,@A	DAS	CMP dir,#d8	CMP @IX +d,#d8	CMP @EP,#d8	CMP R0,#d8	CMP R1,#d8	CMP R2,#d8	CMP R3,#d8	CMP R4,#d8	CMP R5,#d8	CMP R6,#d8	CMP
8	CLRI	CLRC	MOV @A,T	MOWV @A,T	DAA	MOV dir,#d8	MOV @IX +d,#d8	MOV @EP,#d8	MOV R0,#d8	MOV R1,#d8	MOV R2,#d8	MOV R3,#d8	MOV R4,#d8	MOV R5,#d8	MOV R6,#d8	MOV
7	MOVW A,PS	MOW PS,A	OR A	orw A	OR A,#d8	OR A,dir	OR A,@IX +d	OR A,@EP	OR A,R0	OR A,R1	OR A,R2	OR A,R3	OR A,R4	OR A,R5	OR A,R6	OR
6	MOV A,ext	MOV ext,A	AND A	ANDW A	AND A,#d8	AND A,dir	AND A,@IX +d	AND A,@EP	AND A,R0	AND A,R1	AND A,R2	AND A,R3	AND A,R4	AND A,R5	AND A,R6	AND
5	POPW A	POPW XI	XOR A	XORW A	XOR A,#d8	XOR A,dir	XOR A,@IX +d	XOR A,@EP	XOR A,R0	XOR A,R1	XOR A,R2	XOR A,R3	XOR A,R4	XOR A,R5	XOR A,R6	XOR
4	PUSHW	NHSU4	XCH A, T	XCHW A, T		MOV dir,A	MOV @IX +d,A	MOV @EP,A	MOV R0,A	MOV R1,A	MOV R2,A	MOV R3,A	MOV R4,A	MOV R5,A	MOV R6,A	MOV
3	RETI	CALL addr16	SUBC	SUBCWA	SUBC A,#d8	SUBC A,dir	SUBC A,@IX +d	SUBC A,@EP	SUBC A,R0	SUBC A,R1	SUBC A,R2	SUBC A,R3	SUBC A,R4	SUBC A,R5	SUBC A,R6	SUBC
2	RET	JMP addr16	ADDC A	ADDCW A	ADDC A,#d8	ADDC A,dir	ADDC A,@IX +d	ADDC A,@EP	ADDC A,R0	ADDC A,R1	ADDC A,R2	ADDC A,R3	ADDC A,R4	ADDC A,R5	ADDC A,R6	ADDC
1	SWAP	DIVU A	CMP A	CMPW A	CMP A,#d8	CMP A,dir	CMP A,@IX +d	CMP A,@EP	CMP A,R0	CMP A,R1	CMP A,R2	CMP A,R3	CMP A,R4	CMP A,R5	CMP A,R6	CMP
0	don	MULU A	ROLC A	RORC A	MOV A,#d8	MOV A,dir	MOV A,@IX +d	MOV A,@EP	MOV A,R0	MOV A,R1	MOV A,R2	MOV A,R3	MOV A,R4	MOV A,R5	MOV A,R6	MOV
LH	0	-	2	S	4	5	9	7	8	6	۲	в	ပ	٥	ш	ш


■ MASK OPTIONS


No.	Part number Parameter	MB89PV140 -101	MB89PV140 -102	MB89145V1 MB89146V1	MB89145V2 MB89146V2	MB89P147V1	MB89P147V2			
1	Power-on reset With power-on reset Without power-on reset	Fixed to with po	wer-on reset	Specify when or	dering masking	Set with EPROM programmer			Set with EPROM programme	
2	Reset pin output With reset output Without reset output	Fixed to with po	wer-on reset	Specify when or	dering masking	Set with EPROM programmer				
3	Clock mode selection Single-clock mode Dual-clock mode	Single clock	Dual clock	Specify when or	dering masking	Set with EPROM programmer				
4	Pull-up resistors P14 to P17 P32 to P37	Fixed to without	t pull-up resistor	Specify when or (specify by pin)	dering masking	Set with EPROM programmer (specify by pin)				
5	Pull-down resistors P47 to P40 P57 to P50 P67 to P60	Fixed to without	t pull-up resistor	Without pull- down resistor	All pins with pull-down resistor	Without pull- down resistor	All pins with pull-down resistor			

■ ORDERING INFORMATION

Part number	Package	Remarks
MB89145V1P-SH MB89145V2P-SH MB89146V1P-SH MB89146V2P-SH MB89P147V1P-SH MB89P147V2P-SH	64-pin Plastic SH-DIP (DIP-64P-M01)	
MB89145V1PF MB89145V2PF MB89146V1PF MB89146V2PF MB89P147V1PF MB89P147V2PF	64-pin Plastic QFP (FPT-64P-M06)	
MB89PV140C-101-ES-SH MB89PV140C-102-ES-SH	64-pin Ceramic MDIP (MDP-64C-P02)	
MB89PV140CF-101-ES MB89PV140CF-102-ES	64-pin Ceramic MQFP (MQP-64C-P01)	

■ PACKAGE DIMENSIONS





FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220 All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.