MITSUBISHI MICROCOMPUTERS 3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DESCRIPTION

The 3827 group is the 8-bit microcomputer based on the 740 family core technology.

The 3827 group has the LCD drive control circuit, the A-D/D-A converter, the UART, and the PWM as additional functions.

The various microcomputers in the 3827 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3827 group, refer to the section on group expansion.


FEATURES

 The minimum instruction execution time
Memory size ROM
ROM
RAM
 Programmable input/output ports
•Output port
Input port 1
●Interrupts 17 sources, 16 vectors
(includes key input interrupt)
•Timers

• Serial I/O1
• Serial I/O28-bit X 1 (Clock-synchronized)
•PWM output
• A-D converter 10-bit X 8 channels
•D-A converter
●LCD drive control circuit
Bias
Duty
Common output 4
Segment output 40
2 Clock generating circuits
(connect to external ceramic resonator or quartz-crystal oscillator)
•Watchdog timer 14-bit X 1
• Power source voltage 2.2 to 5.5 V
Power dissipation
 Power dissipation In high-speed mode40 mW
•
In high-speed mode40 mW
In high-speed mode40 mW (at 8 MHz oscillation frequency, at 5 V power source voltage)
In high-speed mode40 mW (at 8 MHz oscillation frequency, at 5 V power source voltage) In low-speed mode

APPLICATIONS

Camera, wireless phone, etc.







Fig. 2 M38277M8MXXXGP/M38277M8MXXXHP pin configuration







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION

Table 1 Pin description (1)

Pin	Name	Function	Function except a port function		
Vcc, Vss	Power source	•Apply voltage of 2.2 V to 5.5 V to Vcc, and 0 V to Vss.			
Vref	Analog refer- ence voltage	•Reference voltage input pin for A-D converter and D-A converter.			
AVss	Analog power source	•GND input pin for A-D converter and D-A converter. •Connect to Vss.			
RESET	Reset input	•Reset input pin for active "L".			
Xin	Clock input	Input and output pins for the main clock generating circuit.Connect a ceramic resonator or a quartz-crystal oscillator			
Хоит	Clock output	the oscillation frequency.If an external clock is used, connect the clock source to the	e XIN pin and leave the XOUT pin open.		
VL1–VL3	LCD power source	 Input 0 ≤ VL1 ≤ VL2 ≤ VL3 ≤ VCC voltage. Input 0 − VL3 voltage to LCD. 			
C1, C2	Charge-pump capacitor pin	•External capacitor pins for a voltage multiplier (3 times) of	LCD contorl.		
COM0-COM3	Common output	 LCD common output pins. COM2 and COM3 are not used at 1/2 duty ratio. COM3 is not used at 1/3 duty ratio. 			
SEG0-SEG17	Segment output	•LCD segment output pins.			
P00/SEG26- P07/SEG33	I/O port P0	 •8-bit output port. •LCD segment output pin •CMOS compatible input level. •CMOS 3-state output structure. •Pull-up control is enabled. •I/O direction register allows each port to be individually programmed as either input or output. 			
P10/SEG34- P15/SEG39	I/O port P1	 •6-bit output port with same function as port P0. •CMOS compatible input level. •CMOS 3-state output structure. •Pull-up control is enabled. •I/O direction register allows each 6-bit pin to be programmed as either input or output. 			
P16, P17		 •2-bit I/O port. •CMOS compatible input level. •CMOS 3-state output structure. •I/O direction register allows each pin to be individually pro •Pull-up control is enabled. 	grammed as either input or output.		
P20 – P27	I/O port P2	•Rey input (key-on wake-up) interrection as port P0. •CMOS compatible input level. •CMOS 3-state output structure. •Pull-up control is enabled. •			
P30/SEG18 – P37/SEG25	Output port P3	•8-bit output port with same function as port P0.•CMOS 3-state output structure.•Port output control is enabled.	•LCD segment output pins		



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Pin Name		Function			
			Function except a port function		
P40/ADT	I/O port P4	 1-bit I/O port with same function as P16 and P17. 	•A-D trigger input pin		
		•CMOS compatible input level.	 Interrupt input pin 		
		•CMOS 3-state output structure.			
P41/INT1,		•7-bit I/O port with same function as P16 and P17.	 Interrupt input pins 		
P42/INT2		 CMOS compatible input level. 			
Ρ43/φ/Τουτ		 CMOS 3-state output structure. 	•		
		 Pull-up control is enabled. 	•Timer 2 output pin		
P44/RxD, P45/TxD.			•Serial I/O1 I/O pins		
P46/SCLK1,					
P47/SRDY1					
P50/PWM0, P51/PWM1	I/O port P5	•8-bit I/O port with same function as P16 and P17.	•PWM function pins		
		•CMOS compatible input level.			
P52/RTP0, P53/RTP1		•CMOS 3-state output structure.	•Real time port function pins		
		•Pull-up control is enabled.			
P54/CNTR0, P55/CNTR1			•Timer X, Y function pins		
P56/DA1, P57/DA2			•D-A conversion output pins		
P60/AN0/SIN2,	I/O port P6	•8-bit I/O port with same function as P16 and P17.	•A-D conversion input pins		
P61/AN1/SOUT2,	"O portro	•CMOS compatible input level.	•Serial I/O2 I/O pins		
P62/AN2/SCLK21, P63/AN3/SCLK22		•CMOS 3-state output structure.			
P03/AIN3/OCLK22		•Pull-up control is enabled.			
P64/AN4-			•A-D conversion input pins		
P67/AN7					
P70/INT0	Input port P7	•1-bit I/O port.	Interrupt input pin		
		•CMOS compatible input level.			
P71–P77	I/O port P7	•7-bit I/O port with same function as P16 and P17.	- ·		
		•CMOS compatible input level.			
		 N-channel open-drain output structure. 			
Хсоит	Sub-clock output	•Sub-clock generating circuit I/O pins.			
		(Connect a resonator. External clock cannot be used.)			

Table 2 Pin description (2)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

PART NUMBERING




Fig. 4 Part numbering



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GROUP EXPANSION

Mitsubishi plans to expand the 3827 group as follows:

Memory Type

Support for Mask ROM, One Time PROM, and EPROM versions

Memory Size

ROM/PROM size 4 K to 60 K bytes	
RAM size 192 to 2048 bytes	

Package

100PFB-A	0.4 mm-pitch plastic molded TQFP
100P6Q-A	0.5 mm-pitch plastic molded LQFP
100P6S-A	0.65 mm-pitch plastic molded QFP
100D0	Window type ceramic LCC (EPROM version)




Fig. 5 Memory expansion plan

Currently supported products are listed below.

Table 3 List of supported products

Table 3 List of supported products						
Product	(P) ROM size (bytes) ROM size for User in ()	RAM size (bytes)	Package	Remarks		
M38277M8MXXXFP			100P6S-A	Mask ROM version		
M38277M8MXXXHP	32768 (32638)	1024	100PFB-A	Mask ROM version		
M38277M8MXXXGP	(32030)		100P6Q-A	Mask ROM version		
M38279EF-XXXFP		2048	100P6S-A	One Time PROM version		
M38279EFFP			100P6S-A	One Time PROM version (blank)		
M38279EF-XXXHP			100PFB-A	One Time PROM version		
M38279EFHP	61440 (61310)		100PFB-A	One Time PROM version (blank)		
M38279EF-XXXGP	(01010)		100P6Q-A	One Time PROM version		
M38279EFGP			100P6Q-A	One Time PROM version (blank)		
M38279EFFS			100D0	EPROM version		



FUNCTIONAL DESCRIPTION Central Processing Unit (CPU)

The 3827 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows: The FST and SLW instruction cannot be used. The STP, WIT, MUL, and DIV instruction can be used.

[CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit. The CPU mode register is allocated at address 003B16.




Fig. 6 Structure of CPU mode register



MEMORY Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as $\ensuremath{\text{I/O}}$ ports and timers.

RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

ROM

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

Interrupt Vector Area

The interrupt vector area contains reset and interrupt vectors.

Zero Page

Access to this area with only 2 bytes is possible in the zero page addressing mode.

Special Page

Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 7 Memory map diagram



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

000016	Port P0 (P0)	002016	Timer X (low) (TXL)
000116	Port P0 direction register (P0D)	002116	Timer X (high) (TXH)
000216	Port P1 (P1)	002216	Timer Y (low) (TYL)
000316	Port P1 output control register (P1D)	002316	Timer Y (high) (TYH)
000416	Port P2 (P2)	002416	Timer 1 (T1)
000516	Port P2 direction register (P2D)	002516	Timer 2 (T2)
000616	Port P3 (P3)	002616	Timer 3 (T3)
000716	Port P3 output control register (P3C)	002716	Timer X mode register (TXM)
000816	Port P4 (P4)	002816	Timer Y mode register (TYM)
000916	Port P4 direction register (P4D)	002916	Timer 123 mode register (T123M)
000A16	Port P5 (P5)	002A16	Tout/
000B16	Port P5 direction register (P5D)	002B16	PWM control register (PWMCON)
000C16	Port P6 (P6)	002C16	PWM prescaler (PREPWM)
000D16	Port P6 direction register (P6D)	002D16	PWM register (PWM)
000E16	Port P7 (P7)	002E16	
000F16	Port P7 direction register (P7D)	002F16	
001016		003016	
001116		003116	A-D control register (ADCON)
001216		003216	A-D control register (low-order) (ADL)
001316		003316	A-D control register (high-order) (ADH)
001416		003416	D-A1 conversion register (DA1)
001516	Key input control register (KIC)	003516	D-A2 conversion register (DA2)
0016 16	PULL register A (PULLA)	003616	D-A control register (DACON)
001716	PULL register B (PULLB)	003716	Watchdog timer control register (WDTC
001816	Transmit/Receive buffer register(TB/RB)	003816	Segment output enable register (SEG)
001916	Serial I/O1 status register (SIO1STS)	003916	LCD mode register (LM)
001A16	Serial I/O1 control register (SIO1CON)	003A16	Interrupt edge selection register (INTEDGE)
001B16	UART control register (UARTCON)	003B16	CPU mode register (CPUM)
001C16	Baud rate generator (BRG)	003C16	Interrupt request register 1(IREQ1)
001D16	Serial I/O2 control register (SIO2CON)	003D16	Interrupt request register 2(IREQ2)
001E16	Reserved area	003E16	Interrupt control register 1(ICON1)
001F ₁₆	Serial I/O2 register (SIO2)	003F16	Interrupt control register 2(ICON2)

Fig. 8 Memory map of special function register (SFR)



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

I/O PORTS Direction Registers

The I/O ports have direction registers which determine the input/ output direction of each individual pin. (P00–P07 and P10–P15 use bit 0 of port P0, P1 direction registers respectively.)

When "1" is written to that bit, that pin becomes an output pin. When "0" is written to the bit corresponding to a pin, that pin becomes an input pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating and the value of that pin can be read. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

Port P3 Output Control Register

Bit 0 of the port P3 output control register (address 000716) enables control of the output of ports P30 to P37.

When the bit is set to "1", the port output function is valid.

When resetting, bit 0 of the port P3 output control register is set to "0" (the port output function is invalid.) and ports P30 to P37 are pulled up.

Pull-up Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports P0 to P6 can control pull-up with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.

The PULL register A setting is invalid for pins set to segment output on the segment output enable register.




Fig. 9 Structure of PULL register A and PULL register B



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No
P00/SEG26- P07/SEG33	Port P0	Input/output, byte unit	CMOS compatible input level	LCD segment output	PULL register A Segment output enable	(1) (2)
			CMOS 3-state output		register	
P10/SEG34-	Port P1	Input/output,	CMOS compatible	LCD segment output	PULL register A	(1)
P15/SEG39		6-bit unit	input level CMOS 3-state output		Segment output enable register	(2)
P16 , P17		Input/output, individual bits	CMOS compatible input level CMOS 3-state output		PULL register A	(4)
P20-P27	Port P2	Input/output,	CMOS compatible	Key input (key-on	PULL register A	(4)
		individual bits	input level	wake-up) interrupt	Interrupt control register2	
			CMOS 3-state output	input	Key input control register	
P30/SEG18-	Port P3	Output	CMOS 3-state output	LCD segment output	PULL register A	(3)
P37/SEG25					Segment output enable register	
					P3 output enable register	
P40/ADT	Port P4	Input/output,	CMOS compatible	A-D trigger input	A-D control register	(13)
		individual bits input level N-channel open-drair output	N-channel open-drain	External interrupt input	Interrupt edge selection register	
P41/INT1,			CMOS compatible	External interrupt input	PULL register B	(4)
P42/INT2			input level CMOS 3-state output		Interrupt edge selection register	
Ρ43/φ/Τουτ				Timer output	PULL register B	(12)
					Timer 123 mode register	
					Tout/φ output control register	
P44/RxD,				Serial I/O1 function I/O	PULL register B	(5)
P45/TxD, P46/Sclk1,					Serial I/O1 control register	(6)
P47/SRDY1					Serial I/O1 status register	(7)
					UART control register	(8)
P50/PWM0,	Port P5	Input/output,	CMOS compatible	PWM output	PULL register B	(10)
P51/PWM1		individual bits	input level CMOS 3-state output		PWM control register	
P52/RTP0,			CMOS 3-state output	Real time port	PULL register B	(9)
P53/RTP1				function output	Timer X mode register	
P54/CNTR0				Timer X function I/O	PULL register B Timer X mode register	(11)
P55/CNTR1				Timer Y function input	PULL register B	(14)
					Timer Y mode register	. ,
P56/DA1				DA1 output	PULL register B	(15)
				A-D VREF input	D-A control register	(,
					A-D control register	
P57/DA2				DA2 output	PULL register B	(15)
					D-A control register	

Table 4 List of I/O port function (1)



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER


Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P60/SIN2/AN0	Port P6	Input/ output, individnal	CMOS compatible input level CMOS 3-state output	A-D conversion input Serial I/O2 function I/O	A-D control register Serial I/O2 control register	(17)
P61/SOUT2/ AN1		bits	Cinco 3-state output		register	(18)
P62/SCLK21/ AN2						(19)
P63/Sclk22 / AN3						(20)
P64/AN4- P67/AN7				A-D conversion input	A-D control register	(16)
P70/INT0	Port P7	Input	CMOS compatible input level	External interrupt input	Interrupt edge selection register	(23)
P71–P77		Input/ output, individnal bits	CMOS compatible input level N-channel open-drain output			(13)
COM0-COM3	Common	Output	LCD common output		LCD mode register	(21)
SEG0-SEG17	Segment	Output	LCD segment output			(22)

Table 5 List of I/O port function (2)

Notes1: How to use double-function ports as function I/O ports, refer to the applicable sections.


2: Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow Vcc to Vss through the input-stage gate.








3827 Group










3827 Group





INTERRUPTS

Interrupts occur by seventeen sources: seven external, nine internal, and one software.

Interrupt Control

Each interrupt except the BRK instruction interrupt have both an interrupt request bit and an interrupt enable bit, and is controlled by the interrupt disable flag. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0." Interrupt enable bits can be set or cleared by software. Interrupt request bits can be cleared by software, but cannot be set by software. The BRK instruction interrupt and reset cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt and reset. If several interrupts requests occurs at the same time the interrupt with highest priority is accepted first.

Interrupt Operation

Upon acceptance of an interrupt the following operations are automatically performed:

- 1. The contents of the program counter and processor status register are automatically pushed onto the stack.
- 2. The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- 3. The interrupt jump destination address is read from the vector table into the program counter.

■Notes

When the active edge of an external interrupt (INT0–INT2, CNTR0, CNTR1) is set or when switching interrupt sources of ADT/A-D conversion interrupt, the corresponding interrupt request bit may also be set. Therefore, take following sequence:

- (1) Disable the external interrupt which is selected.
- (2) Change the active edge in interrupt edge selection register (timer XY mode register when using CNTR0, CNTR1)
- (3) Clear the set interrupt request bit to "0."
- (4) Enable the external interrupt which is selected.


Interrupt Source	Priority	Vector Addre	sses (Note 1)	Interrupt Request	Remarks
Interrupt Source	FIIOIII	High	Low	Generating Conditions	Remarks
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable
ΙΝΤο	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)
INT1	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)
Serial I/O1 reception	4	FFF716	FFF616	At completion of serial I/O1 data reception	Valid when serial I/O1 is selected
Serial I/O1 transmission	5	FFF516	FFF416	At completion of serial I/O1 transmit shift or when transmis- sion buffer is empty	Valid when serial I/O1 is selected
Timer X	6	FFF316	FFF216	At timer X underflow	
Timer Y	7	FFF116	FFF016	At timer Y underflow	
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow	
Timer 3	9	FFED16	FFEC16	At timer 3 underflow	
CNTR0	10	FFEB16	FFEA16	At detection of either rising or falling edge of CNTR0 input	External interrupt (active edge selectable)
CNTR1	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)
Timer 1	12	FFE716	FFE616	At timer 1 underflow	
INT ₂	13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)
Serial I/O2	14	FFE316	FFE216	At completion of serial I/O2 data transmission or reception	Valid when serial I/O2 is selected
Key input (Key-on wake-up)	15	FFE116	FFE016	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (valid when an "L" level is applied)
ADT	16	FFDF16	FFDE16	At falling of ADT input	Valid when ADT interrupt is se- lected External interrupt (Valid at falling)
A-D conversion				At completion of A-D conversion	Valid when A-D interrupt is se- lected
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt


 Table 6 Interrupt vector addresses and priority

Notes1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.










Fig. 15 Structure of interrupt-related registers



MITSUBISHI MICROCOMPUTERS 3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Key Input Interrupt (Key-on wake-up)

A Key-on wake up interrupt request is generated by applying "L" level to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from "1"

to "0". An example of using a key input interrupt is shown in Figure 16, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.




Fig. 16 Connection example when using key input interrupt and port P2 block diagram



TIMERS

The 3827 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit corresponding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 17 Timer block diagram



Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

(1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

(2) Pulse Output Mode

Each time the timer underflows, a signal output from the CNTRo pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTRo pin to input.

(3) Event Counter Mode

The timer counts signals input through the CNTR₀ pin. Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR₀ pin to input.

(4) Pulse Width Measurement Mode

The count source is f(XIN)/16 (or f(XCIN)/16 in low-speed mode). If CNTR0 active edge switch bit is "0", the timer counts while the input signal of CNTR0 pin is at "H". If it is "1", the timer counts while the input signal of CNTR0 pin is at "L". When using a timer in this mode, set the port shared with tha CNTR0 pin to input.

•Timer X write control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

Note on CNTR0 interrupt active edge selection

CNTR₀ interrupt active edge depends on the CNTR₀ active edge switch bit.

•Real time port control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, if the real time port control bit is changed from "0" to "1", data are output without the timer X.) When the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X. Before using this function, set the corresponding port direction registers to output mode.




Fig. 18 Structure of timer X mode register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

(1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

(2) Period Measurement Mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of $CNTR_1$ pin input signal is retained until the timer Y is read once after the reload.

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

(3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

(4) Pulse Width HL Continuously Measurement Mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the port shared with the CNTR1 pin to input.

■Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 19 Structure of timer Y mode register



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer. Therefore, rewrite the value of timer whenever the count source is changed.

•Timer 2 write control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

Timer 2 output control

When the timer 2 (TOUT) is output enabled, an inversion signal from the TOUT pin is output each time timer 2 underflows. In this case, set the port shared with the TOUT pin to the output.

Notes on timer 1 to timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer . If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 20 Structure of timer 123 mode register



SERIAL I/O Serial I/O1

Serial I/O1 can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

(1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O1 can be selected by setting the mode selection bit of the serial I/O1 control register to "1". For clock synchronous serial I/O1, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer registers.






Fig. 21 Block diagram of clock synchronous serial I/O1







(2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O1 control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical. The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 23 Block diagram of UART serial I/O1




Fig. 24 Operation of UART serial I/O1 function



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

[Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

[Serial I/O1 Status Register (SIO1STS)] 001916

The read-only serial I/O1 status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read.

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O1 status register clears all the error flags OE, PE, FE, and SE. Writing "0" to the serial I/O1 enable bit (SIOE) also clears all the status flags, including the error flags.

All bits of the serial I/O1 status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O1 control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

[Serial I/O1 Control Register (SIO1CON)] 001A16

The serial I/O1 control register contains eight control bits for the serial I/O1 function.

[UART Control Register (UARTCON)]001B16


This is a 5 bit register containing four control bits, which are valid when UART is selected and set the data format of an data receiver/transfer, and one control bit, which is always valid and sets the output structure of the P45/TxD pin.

[Baud Rate Generator(BRG)] 001616

The baud rate generator determines the baud rate for serial transfer.

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Serial I/O2


The serial I/O2 function can be used only for clock synchronous serial I/O.

For clock synchronous serial I/O2 the transmitter and the receiver must use the same clock. When the internal clock is used, transfer is started by a write signal to the serial I/O2 register.

When an internal clock is selected as the synchronous clock of the serial I/O2, either P62 or P63 can be selected as an output pin of the synchronous clock. In this case, the pin that is not selected as an output pin of the synchronous clock functions as a port.

[Serial I/O2 Control Register (SIO2CON)] 001D16

The serial I/O2 control register contains 8 bits which control various serial I/O2 functions.








Fig. 27 Block diagram of serial I/O2 function



3827 Group




Fig. 28 Timing of serial I/O2 function



PULSE WIDTH MODULATION (PWM)

The 3827 group has a PWM function with an 8-bit resolution, based on a signal that is the clock input XIN or that clock input divided by 2.

Data Setting

The PWM output pin also functions as ports P50 and P51. Set the PWM period by the PWM prescaler, and set the period during which the output pulse is an "H" by the PWM register.

If PWM count source is f(XIN) and the value in the PWM prescaler is n and the value in the PWM register is m (where n = 0 to 255 and m = 0 to 255) :

PWM period = 255 X (n+1)/f(XIN)

= 51 X (n+1) μ s (when XIN = 5 MHz)

Output pulse "H" period = PWM period X m/255

= 0.2 X (n+1) X m μs

(when XIN = 5 MHz)

PWM Operation

When at least either bit 1 (PWMo output enable bit) or bit 2 (PWM1 output enable bit) of the PWM control register is set to "1", operation starts by initializing the PWM output circuit, and pulses are output starting at an "H". When one PWM output is enabled and that the other PWM output is enabled, PWM output which is enabled to output later starts pulse output from halfway.

When the PWM register or PWM prescaler is updated during PWM output, the pulses will change in the cycle after the one in which the change was made.




Fig. 29 Timing of PWM cycle




Fig. 30 Block diagram of PWM function



3827 Group





Fig. 31 Structure of PWM control register





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

A-D CONVERTER [A-D Conversion Register (AD)] 003516

The A-D conversion register is a read-only register that contains the result of an A-D conversion. During A-D conversion, do not read this register.

[A-D Control Register (ADCON)] 003416

The A-D control register controls the A-D conversion process. Bits 0 to 2 are analog input pin selection bits. Bit 3 is an A-D conversion completion bit and "0" during A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion. Bit 4 controls the transistor which breaks the through current of the resistor ladder. When bit 5, which is the AD external trigger valid bit, is set to "1", A-D conversion is started even by a rising edge or falling edge of an ADT input. Set ports which share with ADT pins to input when using an A-D external trigger.

[Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVss and VREF, and outputs the divided voltages.

[Channel Selector]


The channel selector selects one of the input ports P67/AN7-P60/AN0, and inputs it to the comparator.


[Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set $f(X_{IN})$ to at least 500 kHz during A-D conversion.

Use a clock divided the main clock XIN as the internal clock $\boldsymbol{\varphi}.$








Fig. 34 A-D converter block diagram



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

D-A CONVERTER

The 3827 group has an on-chip D-A converter with 8-bit resolution and 2 channels (DAi (i=1, 2)). The D-A converter is performed by setting the value in the D-A conversion register. The result of D-A converter is output from DAi pin. When using the D-A converter, the corresponding port direction register bit (P56/DA1, P57/DA2) should be set to "0" (input status).

The output analog voltage V is determined by the value n (base 10) in the D-A conversion register as follows:

V=VREF X n/256 (n=0 to 255) Where VREF is the reference voltage.

At reset, the D-A conversion registers are cleared to "0016", the DAi output enable bits are cleared to "0", and DAi pin goes to high impedance state. The DA output is not buffered, so connect an external buffer when driving a low-impedance load.




Fig. 35 Structure of D-A control register




Fig. 36 Block diagram of D-A converter




Fig. 37 A-D converter, D-A converter block diagram



LCD DRIVE CONTROL CIRCUIT

The 3827 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- LCD display RAM
- Segment output enable register
- ●LCD mode register
- Voltage multiplier
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 40 segment output pins and 4 common output pins can be used.

Up to 160 pixels can be controlled for LCD display. When the LCD enable bit is set to "1" after data is set in the LCD mode register, the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 7 Maximum number of display pixels at each duty ratio

Duty ratio	atio Maximum number of display pixel			
2	80 dots			
2	or 8 segment LCD 10 digits			
3	120 dots			
5	or 8 segment LCD 15 digits			
Л	160 dots			
4	or 8 segment LCD 20 digits			





Fig. 38 Structure of LCD mode register



3827 Group





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

VOLTAGE MULTIPLIER (3 TIMES)

The voltage multiplier performs threefold boosting. This circuit inputs a reference voltage for boosting from LCD power input pin VL1. (However, when using a 1/2 bias, connect VL1 and VL2 and apply voltage by external resistor division.)

Set each bit of the segment output enable register and the LCD mode register in the following order for operating the voltage multiplier.

- 1. Set the segment output enable bits (bits 0 to 5) of the segment output enable register to "0" or "1."
- Set the duty ratio selection bits (bits 0 and 1), the bias control bit (bit 2), the LCD circuit divider division ratio selection bits (bits 5 and 6), and the LCDCK count source selection bit (bit 7) of the LCD mode register to "0" or "1."
- 3. Set the LCD output enable bit (bit 6) of the segment output enable register to "1."
- 4. Set the voltage multiplier control bit (bit 4) of the LCD mode register to "1."

When voltage is input to the VL1 pin during operating the voltage multiplier, voltage that is twice as large as VL1 occurs at the VL2 pin, and voltage that is three times as large as VL1 occurs at the VL3 pin.

When using the voltage multiplier, apply 1.3 V \leq Voltage \leq 2.3 V to the VL1 pin.

When not using the voltage multiplier, apply proper voltage to the LCD power input pins (VL1–VL3). Then set the LCD output enable bit to "1."

When the LCD output enable bit is set to "0," the Vcc voltage is applied to the VL3 pin inside of this microcomputer.

The voltage multiplier control bit (bit 4 of the LCD mode register) controls the voltage multiplier.

Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1–VL3), apply the voltage shown in Table 8 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

Table 8 Bias control and applied voltage to VL1-VL3

Bias value	Voltage value
	VL3=VLCD
1/3 bias	VL2=2/3 VLCD
	VL1=1/3 VLCD
	VL3=VLCD
1/2 bias	VL2=VL1=1/2 VLCD

Note 1: VLCD is the maximum value of supplied voltage for the LCD panel.




Fig. 40 Example of circuit at each bias



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Common Pin and Duty Ratio Control

The common pins (COM0–COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

When releasing from reset, the VCC (VL3) voltage is output from the common pins.

Table 9 Duty ratio control and common pins used

Duty	Duty ratio s	election bit	Common pins used	
ratio	Bit 1	Bit 0	Common pins used	
2	0	1	COM0, COM1 (Note 1)	
3	1	0	COM0-COM2 (Note 2)	
4	1	1	COM0–COM3	

Notes1: COM2 and COM3 are open.

2: COM3 is open.

Segment Signal Output Pin

Segment signal output pins are classified into the segment-only pins (SEG0-SEG17), the segment/output port pins (SEG18-SEG25), and the segment/I/O port pins (SEG26-SEG39).

Segment signals are output according to the bit data of the LCD RAM corresponding to the duty ratio. After reset release, a Vcc (=VL3) voltage is output to the segment-only pins and the segment/output port pins are pulled up to the VCC (=VL3) voltage in the high impedance condition. The segment/I/O port pins are set to input ports, and VCC (=VL3) is applied to them by pull-up resistor.

LCD Display RAM

Address 004016 to 005316 is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

LCD Drive Timing

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

 $f(LCDCK) = \frac{(frequency of count source for LCDCK)}{(divider division ratio for LCD)}$

Frame frequency = $\frac{f(LCDCK)}{(duty ratio)}$

Bit	7	6	5	4	3	2	1	0	
address									
004016		SEG1				SE	Go		
004116		SE	G3			SE	G2		
004216		SE	G5			SE	G4		
004316		SE	G7			SE	G6		
004416		SE	G9			SE	G8		
004516		SE	G11			SE	G10		
004616		SE	G13			SE	G12		
004716		SEG15 SEG1		G14					
004816		SEG17			SEG16				
004916		SEG19			SEG18				
004A16		SE	G21		SEG20				
004B16		SE	G23		SEG22				
004C16		SE	G25		SEG24				
004D16		SE	G27			SE	G26		
004E16		SE	G29			SE	G28		
004F16		SE	G31			SE	G30		
005016		SE	G33			SE	G32		
005116		SEG35			SEG34				
005216		SEG37			SEG36				
005316		SE	G39			SE	G38		
	COM ₃	COM ₂	COM1	COM ₀	COM ₃	COM ₂	COM1	CON	

Fig. 41 LCD display RAM map



3827 Group




Fig. 42 LCD drive waveform (1/2 bias)



3827 Group




Fig. 43 LCD drive waveform (1/3 bias)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

WATCHDOG TIMER

The watchdog timer gives a mean of returning to the reset status when a program cannot run on a normal loop (for example, because of a software runaway).

The watchdog timer consists of an 8-bit watchdog timer L and a 6bit watchdog timer H. At reset or writing to the watchdog timer control register (address 003716), the watchdog timer is set to "3FFF16." When any data is not written to the watchdog timer control register (address 003716) after reset, the watchdog timer is in stop state. The watchdog timer starts to count down from "3FFF16." by writing an optional value into the watchdog timer control register (address 003716) and an internal reset occurs at an underflow. Accordingly, programming is usually performed so that writing to the watchdog timer control register (address 003716) may be started before an underflow. The watchdog timer does not function when an optional value have not written to the watchdog timer control register (address 003716). When address 003716 is read, the following values are read:

- •value of high-order 6-bit counter
- •value of STP instruction disable bit
- •value of count source selection bit.

When bit 6 of the watchdog timer control register (address 003716) is set to "0," the STP instruction is valid. The STP instruction is disabled by rewriting this bit to "1." At this time, if the STP instruction is executed, it is processed as an undefined instruction, so that a reset occurs inside.

This bit cannot be rewritten to "0" by programming. This bit is "0" immediately after reset.

The count source of the watchdog timer becomes the system clock ϕ divided by 8. The detection time in this case is set to 8.19 s at XCIN = 32 kHz and 65.536 ms at XIN = 4 MHz.

However, count source of high-order 6-bit timer can be connected to a signal divided system clock by 8 directly by writing the bit 7 of the watchdog timer control register (address 003716) to "1." The detection time in this case is set to 32 ms at XCIN = 32 kHz and 256 μ s at XIN = 4 MHz. There is no difference in the detection time between the middle-speed mode and the high-speed mode.




Fig. 44 Block diagram of watchdog timer




Fig. 45 Structure of watchdog timer control register





Fig. 46 Timing of reset output



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

TOUT/ ϕ **CLOCK OUTPUT FUNCTION**

The internal system clock ϕ or timer 2 divided by 2 (TOUT output) can be output from port P43 by setting the TOUT/ ϕ output control bit (bit 1) of the timer 123 mode register and the TOUT/ ϕ output control register. Set bit 3 of the port P4 direction register to "1" when outputting the clock.





SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

RESET CIRCUIT

To reset the microcomputer, $\overline{\text{RESET}}$ pin should be held at an "L" level for 2 μs or more. Then the $\overline{\text{RESET}}$ pin is returned to an "H" level (the power source voltage should be between VCC(min.) and 5.5 V, and the oscillation should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage is less than 0.2 Vcc for Vcc of Vcc (min.).




Fig. 48 Reset Circuit Example




Fig. 49 Reset Sequence



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

	Address Register contents
(1) Port P0 direction register	000116 0016
(2) Port P1 direction register	000316 0016
(3) Port P2 direction register	000516 0016
(4) Port P3 output control register	000716 0016
(5) Port P4 direction register	000916 0016
(6) Port P5 direction register	000B16 0016
(7) Port P6 direction register	000D16 0016
(8) Port P7 direction register	000F16 0016
(9) Key input control register	001516 0016
(10) PULL register A	001616 3F16
(11) PULL register B	001716 0016
(12) Serial I/O1 status register	001916 10000000
(13) Serial I/O1 control register	001A16 0016
(14) UART control register	001B ₁₆ 1 1 1 0 0 0 0 0
(15) Serial I/O2 control register	001D16 0016
(16) Timer X (low-order)	002016 FF16
(17) Timer X (high-order)	002116 FF16
(18) Timer Y (low-order)	002216 FF16
(19) Timer Y (high-order)	002316 FF16
(20) Timer 1	002416 FF16
(21) Timer 2	002516 0116
(22) Timer 3	002616 FF16
(23) Timer X mode register	002716 0016
(24) Timer Y mode register	002816 0016
(25) Timer 123 mode register	002916 0016
(26) Tout/ø output control register	002A16 0016
(27) PWM control register	002B16 0016

	A	ddress	Register contents
(28)	A-D control register	003116	0816
(29)	A-D conversion register (low-order)	003216	XX16
(30)	A-D conversion register (high-order)	003316	XX16
(31)	D-A1 conversion register	003416	0016
(32)	D-A2 conversion register	003516	0016
(33)	D-A control register	003616	0016
(34)	Watchdog timer control register	003716	001111111
(35)	Segment output enable register	003816	0016
(36)	LCD mode register	003916	0016
(37)	Interrupt edge selection register	003A16	0016
(38)	CPU mode register	003B16	01001000
(39)	Interrupt request register 1	003C16	0016
(40)	Interrupt request register 2	003D16	0016
(41)	Interrupt control register 1	003E16	0016
(42)	Interrupt control register 2	003F16	0016
(43)	Processor status register	(PS)	x x x x x 1 x x
(44)	Program counter	(РСн)	Contents of address FFFD 16
		(PCL)	Contents of address FFFC 16
(45)	Watchdog timer (high-order)		3F16
(46)	Watchdog timer (low-order)		FF16

Note: The contents of all other register and RAM are undefined after reset, so they must be initialized by software. X : Undefined

Fig. 50 Initial status at reset



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

CLOCK GENERATING CIRCUIT

The 3827 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins go to high impedance state.

Frequency Control (1) Middle-speed Mode

The internal clock ϕ is the frequency of XIN divided by 8. After reset, this mode is selected.

(2) High-speed Mode

The internal clock $\boldsymbol{\varphi}$ is half the frequency of XIN.

(3) Low-speed Mode

• The internal clock ϕ is half the frequency of XCIN.

●A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".

When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

Note: If you switch the mode between middle/high-speed and lowspeed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/highspeed and low-speed, set the frequency on condition that f(XIN)>3f(XCIN).

Oscillation Control (1) Stop Mode

If the STP instruction is executed, the internal clock ϕ stops at an "H" level, and XIN and XCIN oscillators stop. The value set to the timer latch 1 and the timer latch 2 is loaded automatically to the timer 1 and the timer 2. Thus, a value generated time for stabilizing oscillation should be set to the timer 1 latch and the timer 2 latch (low-order 8 bits for the timer 1, high-order 8 bits for the timer 2) before executing the STP instruction.

Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits of the timer 123 mode register except bit 4 are cleared to "0," Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock ϕ is not supplied to the CPU until timer 2 underflows..This allows timer for the clock circuit oscillation to stabilize.

(2) Wait Mode

If the WIT instruction is executed, the internal clock ϕ stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 51 Ceramic resonator circuit




Fig. 52 External clock input circuit



3827 Group




Fig. 53 Clock generating circuit block diagram



3827 Group




Fig. 54 State transitions of system clock



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

Decimal Calculations

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

Timers

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

Multiplication and Division Instructions

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

Ports

The contents of the port direction registers cannot be read. The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the \overline{SRDY} signal, set the transmit enable bit, the receive enable bit, and the \overline{SRDY} output enable bit to "1".

Serial I/O1 continues to output the final bit from the TxD pin after transmission is completed.

In serial I/O2, the SOUT2 pin goes to high impedance state after transmission is completed.

A-D Converter

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that f(XIN) is at least 500 kHz during an A-D conversion.

Do not execute the STP or WIT instruction during an A-D conversion.

Instruction Execution Time

The instruction execution time is obtained by multiplying the frequency of the internal clock ϕ by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock ϕ is half of the XIN frequency.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

DATA REQUIRED FOR MASK ORDERS

The following are necessary when ordering a mask ROM production:

- (1) Mask ROM Order Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

DATA REQUIRED FOR ROM WRITING OR-DERS

- The following are necessary when ordering a ROM writing:
- (1) ROM Writing Confirmation Form
- (2) Mark Specification Form
- (3) Data to be written to ROM, in EPROM form (three identical copies)

ROM PROGRAMMING METHOD

The built-in PROM of the blank One Time PROM version and builtin EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 10 Special programming adapter

Package	Name of Programming Adapter
100PFB-A	Under development (PCA4738H-100A)
100P6Q-A	PCA4738G-100A
100P6S-A	PCA4738F-100A
100D0	PCA4738L-100A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 55 is recommended to verify programming.




Fig. 55 Programming and testing of One Time PROM version



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ELECTRICAL CHARACTERISTICS ABSOLUTE MAXIMUM RATINGS

Table 11 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage		-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P41–P47, P50–P57, P60–P67		-0.3 to Vcc +0.3	V
Vi	Input voltage P40, P71-P77		-0.3 to 7.0	V
Vi	Input voltage P70		-0.3 to Vcc +0.3	V
Vi	Input voltage VL1	All voltages are based on Vss.	-0.3 to VL2	V
Vi	Input voltage VL2	Output transistors are cut off.	VL1 to VL3	V
VI	Input voltage VL3		VL2 to 7.0	V
VI	Input voltage C1, C2		-0.3 to 7.0	V
VI	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage C1, C2		-0.3 to 7.0	V
Vo	Output voltage P00–P07, P10–P15, P30–P37	At output port	-0.3 to Vcc	V
VO	Output voltage F00-F07, F10-F15, F30-F37	At segment output	-0.3 to VL3	V
Vo	Output voltage P16, P17, P20–P27, P41–P47, P50–P57, P60–P67, P80, P81		-0.3 to Vcc +0.3	V
Vo	Output voltage P40, P71-P77		-0.3 to 7.0	V
Vo	Output voltage VL3		-0.3 to 7.0	V
Vo	Output voltage VL2, SEG0-SEG17		-0.3 to VL3	V
Vo	Output voltage XOUT		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

RECOMMENDED OPERATING CONDITIONS

Table 12 Recommended operating conditions (Vcc = 2.5 to 5.5 V, Ta = -20 to 85° C, unless otherwise noted)

Symbol		Parameter		Limits		Unit
Symbol		Falameter	Min.	Тур.	Max.	Unit
		High-speed mode f(XIN) = 8 MHz	4.0	5.0	5.5	
Vcc	Power source voltage	Middle-speed mode f(XIN) = 8 MHz	2.2	5.0	5.5	V
		Low-speed mode	2.2	5.0	5.5	
Vss	Power source voltage			0		V
Vref	A-D, D-A conversion reference	e voltage	2.7		Vcc+0.3	V
AVss	Analog power source voltage			0		V
VIA	Analog input voltage AN0-AN	7	AVss		Vcc	V
Vін	"H" input voltage	P00–P07, P10–P17, P40, P43, P45, P47, P50–P53, P56, P61, P64–P67, P71–P77	0.7 Vcc		Vcc	V
Vih	"H" input voltage	P20-P27, P41, P42, P44, P46, P54, P55, P57, P60, P62, P63, P70	0.8 Vcc		Vcc	V
Vih	"H" input voltage	RESET	0.8 Vcc		Vcc	V
Vih	"H" input voltage	Xin	0.8 Vcc		Vcc	V
VIL	"L" input voltage	P00–P07, P10–P17, P40, P43, P45, P47, P50–P53, P56, P61, P64–P67, P71–P77	0		0.3 Vcc	V
VIL	"L" input voltage	P20–P27, P41, P42, P44, P46, P54, P55, P57, P60, P62, P63, P70	0		0.2 Vcc	V
VIL	"L" input voltage	RESET	0		0.2 Vcc	V
VIL	"L" input voltage	Xin	0		0.2 Vcc	V



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Ci wash al		Deveryor	Limits			Unit
Symbol	Parameter		Min.	Тур.	Max.	
Σ IOH(peak)	"H" total peak output current	P00-P07, P10-P17, P20-P27, P30-P37 (Note 1)			-20	mA
Σ IOH(peak)	"H" total peak output current	P41–P47, P50–P57, P60–P67 (Note 1)			-20	mA
Σ IOL(peak)	"L" total peak output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			20	mA
Σ IOL(peak)	"L" total peak output current	P41–P47, P50–P57, P60–P67 (Note 1)			20	mA
Σ IOL(peak)	"L" total peak output current	P40, P71–P77 (Note 1)			80	mA
Σ IOH(avg)	"H" total average output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			-10	mA
Σ IOH(avg)	"H" total average output current	P41–P47, P50–P57, P60–P67 (Note 1)			-10	mA
Σ IOL(avg)	"L" total average output current	P00–P07, P10–P17, P20–P27, P30–P37 (Note 1)			10	mA
Σ IOL(avg)	"L" total average output current	P41–P47, P50–P57, P60–P67 (Note 1)			10	mA
Σ IOL(avg)	"L" total average output current	P40, P71–P77 (Note 1)			40	mA
IOH(peak)	"H" peak output current	P00–P07, P10–P15, P30–P37 (Note 2)			-1.0	mA
IOH(peak)	"H" peak output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 2)			-5.0	mA
IOL(peak)	"L" peak output current	P00–P07, P10–P15, P30–P37 (Note 2)			5.0	mA
IOL(peak)	"L" peak output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 2)			10	mA
IOL(peak)	"L" peak output current	P40, P71–P77 (Note 2)			20	mA
IOH(avg)	"H" average output current	P00–P07, P10–P15, P30–P37 (Note 3)			-0.5	mA
IOH(avg)	"H" average output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67			-2.5	mA
IOL(avg)	"L" average output current	P00–P07, P10–P15, P30–P37 (Note 3)			2.5	mA
IOL(avg)	"L" average output current	P16, P17, P20–P27, P41–P47, P50–P57, P60–P67 (Note 3)			5.0	mA
IOL(avg)	"L" average output current	P40, P71–P77 (Note 3)			10	mA

Table 13 Recommended operating conditions(VCC = 2.2 to 5.5 V, Ta = -20 to 85° C, unless otherwise noted)

Notes1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

2: The peak output current is the peak current flowing in each port.

3: The average output current is an average value measured over 100 ms.



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Falanleter	lest conditions	Min.	Тур.	Max.	Unit
f(CNTR0)	Input frequency for timers X and Y	$(4.0 V \le VCC \le 5.5 V)$			4.0	MHz
f(CNTR1)	(duty cycle 50%)	$(2.2 \text{ V} \le \text{Vcc} \le 4.0 \text{ V})$			(10XVcc -4)/9	
		High-speed mode $(4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V})$			8.0	MHz
f(XIN)	Main clock input oscillation frequency (Note 1)	High-speed mode $(2.2 \text{ V} \leq \text{Vcc} \leq 4.0 \text{ V})$			(20×Vcc -8)/9	
	Middle-speed mode				8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 1, 2	2)		32.768	50	kHz

Table 14 Recommended operating conditions (Mask ROM version) (Vcc = 2.2 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Notes1: When the oscillation frequency has a duty cycle of 50%.

2: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Faranieter	lest conditions	Min.	Тур.	Max.	Unit
f(CNTR0)	Input frequency for timers X and Y	$(4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V})$			4.0	MHz
f(CNTR1)	(duty cycle 50%)	$(2.5 \text{ V} \leq \text{Vcc} \leq 4.0 \text{ V})$			(2XVcc) -4	MHz
	(4.0 V s	High-speed mode $(4.0 \text{ V} \le \text{Vcc} \le 5.5 \text{ V})$			8.0	MHz
f(XIN)	Main clock input oscillation frequency (Note 1)	High-speed mode $(2.5 \text{ V} \le \text{Vcc} \le 4.0 \text{ V})$			(4XVcc) -8	MHz
		Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation frequency (Notes 1,	2)		32.768	50	kHz

Notes1: When the oscillation frequency has a duty cycle of 50%.

2: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Symbol	Parameter	Test conditions		Limits		Uni
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni
		Юн = –1 mA	Vcc-2.0			V
Vон	"H" output voltage P00–P07, P10–P15, P30–P37	IOH = -0.25 mA VCC = 2.2 V	Vcc-0.8			V
		Юн = –5 mA	Vcc-2.0			V
Vон	"H" output voltage P16, P17, P20–P27, P41–P47, P50–P57,	Юн = –1.5 mA	Vcc-0.5			V
	P60–P67 (Note 1)	IOH = -1.25 mA VCC = 2.2 V	Vcc-0.8			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.5 mA			0.5	V
	P00–P07, P10–P15, P30–P37	IOL = 1.25 mA VCC = 2.2 V			0.8	V
	(1) · · · · · · · · · · · · · · · · · · ·	IOL = 10 mA			2.0	V
Vol	"L" output voltage P16, P17, P20–P27, P41–P47, P50–P57,	IOL = 3.0 mA			0.5	V
	P60–P67	IOL = 2.5 mA VCC = 2.2 V			0.8	V
	"I" output voltage	IOL = 10 mA			0.5	V
Vol	"L" output voltage P40, P71–P77	IOL = 5 mA VCC = 2.2 V			0.3	V
Vt+ – Vt–	Hysteresis INT0–INT2, ADT, CNTR0, CNTR1, P20–P27			0.5		V
Vt+ – Vt–	Hysteresis SCLK, RXD			0.5		V
Vt+ – Vt–	Hysteresis RESET			0.5		V
Іін	"H" input current P00–P07, P10–P17, P20–P27, P40–P47, P50–P57, P60–P67, P70–P77	VI = VCC			5.0	μA
Ін	"H" input current RESET	VI = VCC			5.0	μA
Ін	"H" input current XIN	VI = VCC		4.0		μA
	(1) ¹ / ₂ · · · · · · · · · · · · · · · · · · ·	VI = VSS Pull-ups "off"			-5.0	μA
lı∟	"L" input current P00–P07, P10–P17, P20–P27,P40–P47, P50–P57, P60–P67, P70–P77	Vcc = 5 V, VI = Vss Pull-ups "on"	-60.0	-120.0	-240.0	μA
		Vcc = 2.2 V, VI = VSS Pull-ups "on"	-5.0	-20.0	-40.0	μA
lil	"L" input current P70				-5.0	μA
lı∟	"L" input current RESET	VI = VSS			-5.0	μA
lı∟	"L" input current XIN	VI = VSS		-4.0		μA
	Output load current	Vcc = 5.0 V, Vo = Vcc, Pull-ups "on" Output transistors "off"	-60.0	-120.0	-240.0	μA
Iload	P30–P37	Vcc = 2.2 V, Vo = Vcc, Pull-ups "on" Output transistors "off"	-5.0	-20.0	-40.0	μA
Ileak	Output leak current	Vo = Vcc, Pull-ups "off" Output transistors "off"			5.0	μA
	P30–P37	Vo = Vss, Pull-ups "off" Output transistors "off"			-5.0	μA

Table 16 Electrical characteristics (Vcc =4.0 to 5.5 V, Ta = -20 to 85° C, unless otherwise noted)



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Symbol	Parameter	Test conditions		Limits			- Unit
Symbol	Parameter	Test conditions		Min.	Тур.	Max.	
Vram	RAM retention voltage	At clock stop mode		2.0		5.5	V
		• High-speed mode, VCC = 5 V					
		f(XIN) = 8 MHz					
		f(XCIN) = 32.768 kHz Output transistors "off" A-D converter in operating • High-speed mode, Vcc = 5 V			6.4	13	mA
		f(XIN) = 8 MHz (in WIT state)					
		f(XCIN) = 32.768 kHz			1.6	3.2	m/
		Output transistors "off"					
		A-D converter in operating					
		• Low-speed mode, Vcc = 5 V, Ta \leq 55°C					
	Power source current	f(XIN) = stopped			35	70	μA
		f(XCIN) = 32.768 kHz					per
		Output transistors "off"					
Icc		• Low-speed mode, Vcc = 5 V, Ta = 25°C					
		f(XIN) = stopped			20	40	μA
		f(XCIN) = 32.768 kHz (in WIT state)	(CIN) = 32.768 kHz (in WIT state)				
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta \leq 55°C					
		f(XIN) = stopped			15.0	22.0	μA
		f(XCIN) = 32.768 kHz					,
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta \leq 25°C					
		f(XIN) = stopped			4.5	9.0	μA
		f(XCIN) = 32.768 kHz (in WIT state)					.
		Output transistors "off"					
		All oscillation stopped	Ta = 25 °C		0.1	1.0	
		(in STP state) Output transistors "off"	Ta = 85 °C			10.0	μA
VL1	Power source voltage	Output transistors "off" Ia = 85 °C When using voltage multiplier		1.3	1.8	2.3	V
v L I		$V_{L1} = 1.8 V$		1.5	3.0	6.0	
IL1	Power source current (VL1) (Note)	VL1 = 1.8 V VL1 < 1.3 V			10.0	50.0	μA

Table 17 Electrical characteristics (Vcc =2.2 to 5.5 V, Ta = -20 to 85° C, unless otherwise noted)

Note: When the voltage multiplier control bit of the LCD mode register (bit 4 at address 003916) is "1".



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 18 A-D converter characteristics

 $(Vcc = 2.2 \text{ to } 5.5 \text{ V}, Vss = 0 \text{ V}, Ta = -20 \text{ to } 85^{\circ}C, 4 \text{ MHz} \le f(XiN) \le 8 \text{ MHz}, \text{ in middle/high-speed mode unless otherwise noted})$

Symbol	Parameter	Test conditions		Limits		
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
-	Resolution				10	Bits
_	Absolute accuracy	$VCC \ge VREF = 4 V$			±2.5	LSB
_	(excluding quantization error)	$VCC \ge VREF = 2.7 V$			±4.0	LSB
tCONV	Conversion time	f(XIN) = 4 MHz	30.5		31 (Note)	μs
RLADDER	Ladder resistor			35		kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μA
lia	Analog port input current			0.5	5.0	μA

Note: When an internal trigger is used in middle-speed mode, it is 34 $\mu s.$

Table 19 D-A converter characteristics

(Vcc = 2.2 to 5.5 V, Vcc = VREF, Vss = AVss = 0 V, Ta = -20 to 85°C, in middle/high-speed mode unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
Symbol	Faiailletei		Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
	Absolute accuracy	VCC = VREF = 5 V			1.0	%
_		VCC = VREF = 2.7 V			2.0	%
tsu	Setting time			3		μs
Ro	Output resistor		1	2.5	4	kΩ
IVREF	Reference power source input current	(Note)			6.0	mA

Note: Using one D-A converter, with the value in the D-A conversion register of the other D-A converter being "0016", and excluding currents flowing through the A-D resistance ladder.



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Symbol	Deromotor		Limits		
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns
twH(INT)	INTo to INT2 input "H" pulse width	80			ns
twL(INT)	INTo to INT2 input "L" pulse width	80			ns
tc(Sclk1)	Serial I/O1 clock input cycle time (Note)	800			ns
twH(ScLk1)	Serial I/O1 clock input "H" pulse width (Note)	370			ns
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	370			ns
tsu(RxD-ScLK1)	Serial I/O1 input set up time	220			ns
th(ScLK1-RXD)	Serial I/O1 input hold time	100			ns
tc(Sclk2)	Serial I/O2 clock input cycle time (Note)	1000			ns
twH(Sclk2)	Serial I/O2 clock input "H" pulse width (Note)	400			ns
twL(SCLK2)	Serial I/O2 clock input "L" pulse width (Note)	400			ns
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	200			ns
th(Sclk2-SIN2)	Serial I/O2 input hold time	200			ns

Table 20 Timing requirements 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85° C, unless otherwise noted)

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".

Table 21 Timing requirements 2 (Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Decomptor	Lim	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	Main clock input cycle time (XIN input)	125			ns	
twH(XIN)	Main clock input "H" pulse width	45			ns	
twL(XIN)	Main clock input "L" pulse width	40			ns	
tc(CNTR)	CNTR0, CNTR1 input cycle time	900/(Vcc-0.4)			ns	
twH(CNTR)	CNTR0, CNTR1 input "H" pulse width	tc(CNTR)/2-20			ns	
twL(CNTR)	CNTR0, CNTR1 input "L" pulse width	tc(CNTR)/2-20			ns	
twH(INT)	INTo to INT2 input "H" pulse width	230			ns	
twL(INT)	INTo to INT2 input "L" pulse width	230			ns	
tc(SCLK1)	Serial I/O1 clock input cycle time (Note)	2000			ns	
twH(ScLK1)	Serial I/O1 clock input "H" pulse width (Note)	950			ns	
twL(Sclk1)	Serial I/O1 clock input "L" pulse width (Note)	950			ns	
tsu(RxD-ScLK1)	Serial I/O1 input set up time	400			ns	
th(Sclk1-RxD)	Serial I/O1 input hold time	200			ns	
tc(Sclk2)	Serial I/O2 clock input cycle time (Note)	2000			ns	
twH(ScLk2)	Serial I/O2 clock input "H" pulse width (Note)	950			ns	
twL(Sclk2)	Serial I/O2 clock input "L" pulse width (Note)	950			ns	
tsu(SIN2-SCLK2)	Serial I/O2 input set up time	400			ns	
th(Sclk2-SIN2)	Serial I/O2 input hold time	300			ns	

Note: When bit 6 of address 001A16 is "1".

Divide this value by four when bit 6 of address 001A16 is "0".



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Table 22 Switching characteristics 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = $-20 \text{ to } 85^{\circ}\text{C}$, unless otherwise noted)

Cumbal	Parameter	L	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
twH(ScLK1)	Serial I/O1 clock output "H" pulse width	tC (SCLK1)/2-30			ns	
twL(Sclk1)	Serial I/O1 clock output "L" pulse width	tC (SCLK1)/2-30			ns	
td(Sclk1–TxD)	Serial I/O1 output delay time (Note 1)			140	ns	
tv(Sclk1–TxD)	Serial I/O1 output valid time (Note 1)	-30			ns	
tr(ScLK1)	Serial I/O1 clock output rising time			30	ns	
tf(Sclk1)	Serial I/O1 clock output falling time			30	ns	
twH(Sclk2)	Serial I/O2 clock output "H" pulse width	tC (SCLK2)/2-160			ns	
twL(SCLK2)	Serial I/O2 clock output "L" pulse width	tC (SCLK2)/2-160			ns	
td(Sclk2-Sout2)	Serial I/O2 output delay time			0.2 X tC (SCLK2)	ns	
tv(Sclk2-Sout2)	Serial I/O2 output valid time	0			ns	
tf(Sclk2)	Serial I/O2 clock output falling time			40	ns	
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns	
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns	

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUT pins are excluded.

Table 23 Switching characteristics 2 (Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85°C, unless otherwise noted)

Cumbal	Parameter	L	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
twH(Sclk1)	Serial I/O1 clock output "H" pulse width	tC (SCLK1)/2-50			ns	
twL(SCLK1)	Serial I/O1 clock output "L" pulse width	tC (SCLK1)/2-50			ns	
td(Sclk1–TxD)	Serial I/O1 output delay time (Note 1)			350	ns	
tv(Sclк1–TxD)	Serial I/O1 output valid time (Note 1)	-30			ns	
tr(Sclk1)	Serial I/O1 clock output rising time			50	ns	
tf(Sclk1)	Serial I/O1 clock output falling time			50	ns	
twH(Sclk2)	Serial I/O2 clock output "H" pulse width	tc (Sclk2)/2-240			ns	
twL(Sclk2)	Serial I/O2 clock output "L" pulse width	tc (Sclk2)/2-240			ns	
td(Sclk2-Sout2)	Serial I/O2 output delay time			0.2 X tC (SCLK2)	ns	
tv(Sclk2-Sout2)	Serial I/O2 output valid time	0			ns	
tf(Sclk2)	Serial I/O2 clock output falling time			50	ns	
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns	
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns	

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

2: XOUT and XCOUT pins are excluded.







Fig. 56 Circuit for measuring output switching characteristics







SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

Mask ROM number

MASK ROM ORDER CONFIRMATION FORM GZZ-SH52-92B<85A0>

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38277M8MXXXFP/GP/HP **MITSUBISHI ELECTRIC**

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note : Please fill in all items marked *.

		Company		TEL	90	Submitted by	Supervisor
*	Customer	name		() () () ()		
		Date issued	Date:		Issi		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce masks based on this data. We shall assume the responsibility for errors only if the mask ROM data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Product name: 🗌 M38277M	18MXXXFP 🗌 M3827	7M8MXXXGP		,
Checksum code for entire EPI	ROM	(hexadecimal r	notation)	
EPROM type (indicate the type used)				
27512				
EPROM address 000016 000F16 001016 807F16 808016 FFFD16 FFFD16 FFFF16 FFFF16	In the address space of t the internal ROM area is f to FFFD16. The reset v addresses FFFC16 and FI	rom address 808016 vector is stored in		
 (1) Set the data in the unused area (th diagram) to "FF16". (2) The ASCII codes of the product nam 			Address <u>1' = 4D₁₆</u> <u>' = 33₁₆</u> 0009 ₁₆	[•] M [•] =4D ₁₆ FF ₁₆

- (
- (2 be entered in addresses 000016 to 000816. And set data "FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hesadecimal notation.

Address		Address	
000016	'M' = 4D ₁₆	000816	' M ' =4D16
0001 16	'3' = 3316	000916	FF16
000216	'8' = 38 16	000A16	FF16
000316	'2' = 32 ₁₆	000B16	FF16
000416	'7' = 37 16	000C16	FF16
000516	'7' = 37 16	000D16	FF16
000616	'M' = 4D ₁₆	000E16	FF16
000716	'8' = 38 16	000F16	FF16

(1/2)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GZZ-SH52-92B<85A0>

Mask ROM number

740 FAMILY MASK ROM CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38277M8MXXXFP/GP/HP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembier source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27512
The pseudo-command	*=∆\$0000 .BYTE∆ 'M38277M8M'

Note: If the name of the product written to the EPROMs does not match the name of the mask ROM confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (100P6S for M38277M8MXXXFP, 100P6Q for M38277M8MXXXGP, 100PFB for M38277M8MXXXHP) and attach it to the mask ROM confirmation form.

3. Usage conditions

Please answer the following questions about usage for use in our product inspection :

(1) How will you use the XIN-XOUT oscillator?

Ceramic resonator	Quartz crystal
External clock input	Other ()
At what frequency?	f(XIN) = MHz
(2) How will you use the XCIN-XCOUT oscil	llator?
Ceramic resonator	Quartz crystal
Other ()	
At what frequency?	f(Xcin) = MHz

4. Comments



3827 Group

SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

ROM number

ROM PROGRAMMING CONFIRMATION FORM GZZ-SH51-93B<85A0>

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38279EF-XXXFP/GP/HP **MITSUBISHI ELECTRIC**

	Date:	
eipt	Section head signature	Supervisor signature
Receipt		

Note : Please fill in all items marked *.

		Company		TEL	00	Submitted by	Supervisor
*	Customer	name		()	Jance		
.46		Date issued	Date:		Issı sigr		

* 1. Confirmation

Specify the name of the product being ordered and the type of EPROMs submitted.

Three EPROMs are required for each pattern.

If at least two of the three sets of EPROMs submitted contain identical data, we will produce ROM programming based on this data. We shall assume the responsibility for errors only if the programming data on the products we produce differs from this data. Thus, extreme care must be taken to verify the data in the submitted EPROMs.

Product name: 🗌 M38279E	F-XXXFP 🗌 M3827	9EF-XXXGP	M38279EF-XXXHP	
Checksum code for entire EPI	ROM	(hexadecimal nota	ation)	
EPROM type (indicate the type used)				
27512				
EPROM address 000016 000F16 001016 107F16 108016 FFFD16 FFFF16 FFFF16 EPROM address Product name ASCII code : 1M38279EF-' Data ROM 60K-130 bytes FFFD16	In the address space of the internal ROM area is f to FFFD16. The reset v addresses FFFC16 and FI	from address 108016 vector is stored in		
 Set the data in the unused area (the diagram) to "FF16". The ASCII codes of the product nambe entered in addresses 000016 to 	ne "M38279EF-" must	000116 '3' =	Address 4D ₁₆ 000816 3316 000916 3816 000A16	[•] - [•] =2D ₁₆ FF ₁₆ FF ₁₆

- (1
- (2)"FF16" in addresses 000916 to 000F16. The ASCII codes and addresses are listed to the right in hesadecimal notation.

Address		Address	
000016	'M' = 4D ₁₆	000816	' – ' =2D16
0001 16	' 3' = 33 ₁₆	000916	FF16
000216	'8' = 38 16	000A16	FF16
000316	'2' = 32 ₁₆	000B16	FF16
000416	' 7 ' = 37 ₁₆	000C16	FF16
000516	'9' = 39 ₁₆	000D16	FF16
000616	'E' = 4516	000E16	FF16
000716	'F' = 4616	000F16	FF16

(1/2)



SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

GZZ-SH51-93B<85A0>

ROM number

740 FAMILY ROM PROGRAMMING CONFIRMATION FORM SINGLE-CHIP MICROCOMPUTER M38279EF-XXXFP/GP/HP MITSUBISHI ELECTRIC

We recommend the use of the following pseudo-command to set the start address of the assembier source program because ASCII codes of the product name are written to addresses 000016 to 000816 of EPROM.

EPROM type	27512	
The pseudo-command	*=∆\$0000 .BYTE∆ 'M38279EF-'	

Note: If the name of the product written to the EPROMs does not match the name of the ROM programming confirmation form, the ROM will not be processed.

2. Mark specification

Mark specification must be submitted using the correct form for the package being ordered. Fill out the appropriate mark specification form (100P6S for M38279EF-XXXFP, 100P6Q for M38279EF-XXXGP, 100PFB for M38279EF-XXXHP) and attach it to the ROM programming confirmation form.

3. Usage conditions

Please answer the following questions about usage for use in our product inspection :


(1) How will you use the XIN-XOUT oscillator?

Ceramic resonator	Quartz crystal
External clock input	t 🗌 Other ()
At what frequency?	f(XIN) = MHz
(2) How will you use the Xcin-Xcon	JT oscillator?
Ceramic resonator	Quartz crystal
Other ()	
At what frequency?	f(Xcin) = MHz


4. Comments

(2/2)











3827 Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

100P6S (100-PIN QFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi catalog name




Note : The fonts and size of characters are standard Mitsubishi type.

Note1 : The mark field should be written right aligned.

- 2 : The fonts and size of characters are standard Mitsubishi type.
- 3 : Customer's Parts Number can be up to 14 characters : Only 0 ~
 - 9, A ~ Z, +, -, /, (,), &, ©,. (periods),, (commas) are usable.
- 4: If the Mitsubishi logo 🙏 is not required, check the box below.
 - A Mitsubishi logo is not required

C. Special Mark Required



Note1 : If the Special Mark is to be Printed, indicate the desired layout of the mark in the left figure. The layout will be duplicated as close as possible. Mitsubishi lot number (6-digit or 7-digit) and Mask ROM

number (3-digit) are always marked.

2: If the customer's trade mark logo must be used in the Special Mark, check the box below. Please submit a clean original of the logo. For the new special character fonts a clean font original

(ideally logo drawing) must be submitted.

Special logo required



3827 Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

100P6Q (100-PIN LQFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed).


A. Standard Mitsubishi Mark




B. Customer's Parts Number + Mitsubishi catalog name



C. Special Mark Required





Mitsubishi lot number (6-digit or 7-digit) and Mask ROM number (3-digit) are always marked.

2 : If the customer's trade mark logo must be used in the Special Mark, check the box below.
Please submit a clean original of the logo.
For the new special character fonts a clean font original (ideally logo drawing) must be submitted.

Special logo required



3827 Group


SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

100PFB (100-PIN TQFP) MARK SPECIFICATION FORM


Mitsubishi IC catalog name

Please choose one of the marking types below (A, B, C), and enter the Mitsubishi catalog name and the special mark (if needed).

A. Standard Mitsubishi Mark



B. Customer's Parts Number + Mitsubishi catalog name





Keep safety first in your circuit designs!

Misubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

- Notes regarding these materials

- Notes regarding these materials
 Notes regarding these materials
 Notes regarding these materials
 These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.
 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts or circuit application examples contained in these materials, including product data, diagrams and charts, represent information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product information other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation examples or designed or or use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, whichular, medical, aerospace, nuclear, or underse repeater use.
 The prior written approval of Mitsubishi Electric Corporation is necessary to reprind reprinder use in a device or system that is used under circumstances ender herein for any specific purposes, such as apparatus or systems for transportation, written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
 If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved des

- a proved destination. Apy diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein

© 1998 MITSUBISHI ELECTRIC CORP. New publication, effective Jun. 1998. Specifications subject to change without notice.



REVISION DESCRIPTION LIST

3827 GROUP DATA SHEET

Rev.	Revision Description	Rev.
No.		date
1.0	First Edition	980602