

## FEATURES

- 50MHz Gain-Bandwidth
- 800V/μs Slew Rate
- 5mA Maximum Supply Current
- 9nV/√Hz Input Noise Voltage
- Unity Gain Stable
- C-Load™ Op Amp Drives All Capacitive Loads
- 1mV Maximum Input Offset Voltage
- 1μA Maximum Input Bias Current
- 250nA Maximum Input Offset Current
- ±13V Minimum Output Swing into 500Ω
- ±3.2V Minimum Output Swing into 150Ω
- 4.5V/mV Minimum DC Gain,  $R_L=1k$
- 60ns Settling Time to 0.1%, 10V Step
- 0.2% Differential Gain,  $A_V=2$ ,  $R_L=150\Omega$
- 0.3° Differential Phase,  $A_V=2$ ,  $R_L=150\Omega$
- Specified at ±2.5V, ±5V, and ±15V

## APPLICATIONS

- Wideband Amplifiers
- Buffers
- Active Filters
- Video and RF Amplification
- Cable Drivers
- Data Acquisition Systems

## DESCRIPTION


The LT1360 is a high speed, very high slew rate operational amplifier with excellent DC performance. The LT1360 features reduced supply current, lower input offset voltage, lower input bias current and higher DC gain than devices with comparable bandwidth. The circuit topology is a voltage feedback amplifier with the slewing characteristics of a current feedback amplifier. The amplifier is a single gain stage with outstanding settling characteristics which makes the circuit an ideal choice for data acquisition systems. The output drives a 500Ω load to ±13V with ±15V supplies and a 150Ω load to ±3.2V on ±5V supplies. The amplifier is also capable of driving any capacitive load which makes it useful in buffer or cable driver applications.

The LT1360 is a member of a family of fast, high performance amplifiers using this unique topology and employing Linear Technology Corporation's advanced bipolar complementary processing. For dual and quad amplifier versions of the LT1360 see the LT1361/1362 data sheet. For 70MHz amplifiers with 6mA of supply current per amplifier see the LT1363 and LT1364/1365 data sheets. For lower supply current amplifiers with bandwidths of 12MHz and 25MHz see the LT1354 through LT1359 data sheets. Singles, duals, and quads of each amplifier are available.

C-Load is a trademark of Linear Technology Corporation

## TYPICAL APPLICATION

Two Op Amp Instrumentation Amplifier




$$\text{GAIN} = \left[ \frac{R_4}{R_3} \right] \left[ 1 + \left( \frac{1}{2} \right) \left( \frac{R_2 + R_3}{R_1 + R_4} \right) + \frac{(R_2 + R_3)}{R_5} \right] = 102$$

TRIM R5 FOR GAIN  
 TRIM R1 FOR COMMON-MODE REJECTION  
 BW = 500kHz

1360 TA01

$A_V = -1$  Large-Signal Response



1360 TA02

### ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage ( $V^+$ to $V^-$ ) .....	36V	Specified Temperature Range .....	-40°C to 85°C
Differential Input Voltage .....	$\pm 10V$	Maximum Junction Temperature (See Below)	
Input Voltage .....	$\pm V_S$	Plastic Package .....	150°C
Output Short Circuit Duration (Note 1) .....	Indefinite	Storage Temperature Range .....	-65°C to 150°C
Operating Temperature Range .....	-40°C to 85°C	Lead Temperature (Soldering, 10 sec) .....	300°C

### PACKAGE/ORDER INFORMATION

<p>TOP VIEW</p> <p>1 NULL, 2 -IN, 3 +IN, 4 V-, 5 NC, 6 VOUT, 7 V+, 8 NULL</p> <p>N8 PACKAGE, 8-LEAD PLASTIC DIP</p> <p><math>T_{JMAX} = 150^{\circ}C, \theta_{JA} = 130^{\circ}C/W</math></p>	ORDER PART NUMBER	<p>TOP VIEW</p> <p>1 NULL, 2 -IN, 3 +IN, 4 V-, 5 NC, 6 VOUT, 7 V+, 8 NULL</p> <p>S8 PACKAGE, 8-LEAD PLASTIC SOIC</p> <p><math>T_{JMAX} = 150^{\circ}C, \theta_{JA} = 190^{\circ}C/W</math></p>	ORDER PART NUMBER
	LT1360CN8		LT1360CS8
			S8 PART MARKING
			1360

Consult factory for Industrial and Military grade parts.

### ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C, V_{CM} = 0V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
$V_{OS}$	Input Offset Voltage	(Note 2)	$\pm 15V$	0.3	1.0		mV
			$\pm 5V$	0.3	1.0		mV
			$\pm 2.5V$	0.4	1.2		mV
$I_{OS}$	Input Offset Current		$\pm 2.5V$ to $\pm 15V$	80	250		nA
$I_B$	Input Bias Current		$\pm 2.5V$ to $\pm 15V$	0.3	1.0		$\mu A$
$e_n$	Input Noise Voltage	$f = 10kHz$	$\pm 2.5V$ to $\pm 15V$	9			$nV/\sqrt{Hz}$
$i_n$	Input Noise Current	$f = 10kHz$	$\pm 2.5V$ to $\pm 15V$	0.9			$pA/\sqrt{Hz}$
$R_{IN}$	Input Resistance	$V_{CM} = \pm 12V$	$\pm 15V$	20	50		$M\Omega$
	Input Resistance	Differential	$\pm 15V$	5			$M\Omega$
$C_{IN}$	Input Capacitance		$\pm 15V$	3			pF
	Input Voltage Range $^+$		$\pm 15V$	12.0	13.4		V
			$\pm 5V$	2.5	3.4		V
			$\pm 2.5V$	0.5	1.1		V
	Input Voltage Range $^-$		$\pm 15V$	-13.2	-12.0		V
			$\pm 5V$	-3.2	-2.5		V
			$\pm 2.5V$	-0.9	-0.5		V
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12V$	$\pm 15V$	86	92		dB
		$V_{CM} = \pm 2.5V$	$\pm 5V$	79	84		dB
		$V_{CM} = \pm 0.5V$	$\pm 2.5V$	68	74		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5V$ to $\pm 15V$		93	105		dB
$A_{VOL}$	Large-Signal Voltage Gain	$V_{OUT} = \pm 12V, R_L = 1k$	$\pm 15V$	4.5	9.0		V/mV
		$V_{OUT} = \pm 10V, R_L = 500\Omega$	$\pm 15V$	3.0	6.5		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 500\Omega$	$\pm 5V$	3.0	6.4		V/mV
		$V_{OUT} = \pm 2.5V, R_L = 150\Omega$	$\pm 5V$	1.5	4.2		V/mV
		$V_{OUT} = \pm 1V, R_L = 500\Omega$	$\pm 2.5V$	2.5	5.2		V/mV
$V_{OUT}$	Output Swing	$R_L = 1k, V_{IN} = \pm 40mV$	$\pm 15V$	13.5	13.9		$\pm V$
		$R_L = 500\Omega, V_{IN} = \pm 40mV$	$\pm 15V$	13.0	13.6		$\pm V$
		$R_L = 500\Omega, V_{IN} = \pm 40mV$	$\pm 5V$	3.5	4.0		$\pm V$
		$R_L = 150\Omega, V_{IN} = \pm 40mV$	$\pm 5V$	3.2	3.8		$\pm V$
		$R_L = 500\Omega, V_{IN} = \pm 40mV$	$\pm 2.5V$	1.3	1.7		$\pm V$

**ELECTRICAL CHARACTERISTICS**  $T_A = 25^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
$I_{OUT}$	Output Current	$V_{OUT} = \pm 13\text{V}$ $V_{OUT} = \pm 3.2\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$	26	34		mA
				21	29		mA
$I_{SC}$	Short-Circuit Current	$V_{OUT} = 0\text{V}$ , $V_{IN} = \pm 3\text{V}$	$\pm 15\text{V}$	40	54		mA
SR	Slew Rate	$A_V = -2$ , (Note 3)	$\pm 15\text{V}$ $\pm 5\text{V}$	600	800		V/ $\mu\text{s}$
				250	350		V/ $\mu\text{s}$
GBW	Gain-Bandwidth	10V Peak, (Note 4) 3V Peak, (Note 4)	$\pm 15\text{V}$ $\pm 5\text{V}$		12.7		MHz
					18.6		MHz
$t_r$ , $t_f$	Rise Time, Fall Time	$A_V = 1$ , 10%-90%, 0.1V	$\pm 15\text{V}$ $\pm 5\text{V}$		3.1		ns
					4.3		ns
					35		%
	Overshoot	$A_V = 1$ , 0.1V	$\pm 15\text{V}$ $\pm 5\text{V}$		27		%
	Propagation Delay	50% $V_{IN}$ to 50% $V_{OUT}$ , 0.1V	$\pm 15\text{V}$ $\pm 5\text{V}$		5.2		ns
					6.4		ns
$t_s$	Settling Time	10V Step, 0.1%, $A_V = -1$ 10V Step, 0.01%, $A_V = -1$ 5V Step, 0.1%, $A_V = -1$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$		60		ns
					90		ns
					65		ns
	Differential Gain	$f = 3.58\text{MHz}$ , $A_V = 2$ , $R_L = 150\Omega$ $f = 3.58\text{MHz}$ , $A_V = 2$ , $R_L = 1\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$		0.20		%
					0.20		%
					0.04		%
					0.02		%
	Differential Phase	$f = 3.58\text{MHz}$ , $A_V = 2$ , $R_L = 150\Omega$ $f = 3.58\text{MHz}$ , $A_V = 2$ , $R_L = 1\text{k}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$		0.40		Deg
					0.30		Deg
					0.07		Deg
					0.26		Deg
$R_O$	Output Resistance	$A_V = 1$ , $f = 1\text{MHz}$	$\pm 15\text{V}$		1.4		$\Omega$
$I_S$	Supply Current		$\pm 15\text{V}$ $\pm 5\text{V}$		4.0	5.0	mA
					3.8	4.8	mA

**ELECTRICAL CHARACTERISTICS**  $0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$ ,  $V_{CM} = 0\text{V}$  unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	$V_{SUPPLY}$	MIN	TYP	MAX	UNITS
$V_{OS}$	Input Offset Voltage	(Note 2)	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●		1.5	mV
						1.5	mV
						1.7	mV
	Input $V_{OS}$ Drift	(Note 5)	$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●	9	12	$\mu\text{V}/^\circ\text{C}$
$I_{OS}$	Input Offset Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		350	nA
$I_B$	Input Bias Current		$\pm 2.5\text{V}$ to $\pm 15\text{V}$	●		1.5	$\mu\text{A}$
CMRR	Common-Mode Rejection Ratio	$V_{CM} = \pm 12\text{V}$ $V_{CM} = \pm 2.5\text{V}$ $V_{CM} = \pm 0.5\text{V}$	$\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ●	84		dB
					77		dB
					66		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.5\text{V}$ to $\pm 15\text{V}$		●	91		dB
$A_{VOL}$	Large-Signal Voltage Gain	$V_{OUT} = \pm 12\text{V}$ , $R_L = 1\text{k}$ $V_{OUT} = \pm 10\text{V}$ , $R_L = 500\Omega$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 500\Omega$ $V_{OUT} = \pm 2.5\text{V}$ , $R_L = 150\Omega$ $V_{OUT} = \pm 1\text{V}$ , $R_L = 500\Omega$	$\pm 15\text{V}$ $\pm 15\text{V}$ $\pm 5\text{V}$ $\pm 5\text{V}$ $\pm 2.5\text{V}$	● ● ● ● ●	3.6		V/mV
					2.4		V/mV
					2.4		V/mV
					1.0		V/mV
					2.0		V/mV

**ELECTRICAL CHARACTERISTICS** 0°C ≤ T<sub>A</sub> ≤ 70°C, V<sub>CM</sub> = 0V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
V <sub>OUT</sub>	Output Swing	R <sub>L</sub> = 1k, V <sub>IN</sub> = ±40mV	±15V	●	13.4		±V
		R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV	±15V	●	12.8		±V
		R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV	±5V	●	3.4		±V
		R <sub>L</sub> = 150Ω, V <sub>IN</sub> = ±40mV	±5V	●	3.1		±V
		R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV	±2.5V	●	1.2		±V
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = ±12.8V	±15V	●	25		mA
		V <sub>OUT</sub> = ±3.1V	±5V	●	20		mA
I <sub>SC</sub>	Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>IN</sub> = ±3V	±15V	●	32		mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V	●	475		V/μs
			±5V	●	185		V/μs
I <sub>S</sub>	Supply Current		±15V	●		5.8	mA
			±5V	●		5.6	mA

**ELECTRICAL CHARACTERISTICS** -40°C ≤ T<sub>A</sub> ≤ 85°C, V<sub>CM</sub> = 0V unless otherwise noted. (Note 6)

SYMBOL	PARAMETER	CONDITIONS	V <sub>SUPPLY</sub>	MIN	TYP	MAX	UNITS
V <sub>OS</sub>	Input Offset Voltage	(Note 2)	±15V	●		2.0	mV
			±5V	●		2.0	mV
			±2.5V	●		2.2	mV
	Input V <sub>OS</sub> Drift	(Note 5)	±2.5V to ±15V	●	9	12	μV/°C
I <sub>OS</sub>	Input Offset Current		±2.5V to ±15V	●		400	nA
I <sub>B</sub>	Input Bias Current		±2.5V to ±15V	●		1.8	μA
CMRR	Common-Mode Rejection Ratio	V <sub>CM</sub> = ±12V V <sub>CM</sub> = ±2.5V V <sub>CM</sub> = ±0.5V	±15V	●	84		dB
			±5V	●	77		dB
			±2.5V	●	66		dB
PSRR	Power Supply Rejection Ratio	V <sub>S</sub> = ±2.5V to ±15V		●	90		dB
A <sub>VOL</sub>	Large-Signal Voltage Gain	V <sub>OUT</sub> = ±12V, R <sub>L</sub> = 1k V <sub>OUT</sub> = ±10V, R <sub>L</sub> = 500Ω V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 500Ω V <sub>OUT</sub> = ±2.5V, R <sub>L</sub> = 150Ω V <sub>OUT</sub> = ±1V, R <sub>L</sub> = 500Ω	±15V	●	2.5		V/mV
			±15V	●	1.5		V/mV
			±5V	●	1.5		V/mV
			±5V	●	0.6		V/mV
			±2.5V	●	1.3		V/mV
V <sub>OUT</sub>	Output Swing	R <sub>L</sub> = 1kΩ, V <sub>IN</sub> = ±40mV R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV R <sub>L</sub> = 150Ω, V <sub>IN</sub> = ±40mV R <sub>L</sub> = 500Ω, V <sub>IN</sub> = ±40mV	±15V	●	13.4		±V
			±15V	●	12.0		±V
			±5V	●	3.4		±V
			±5V	●	3.0		±V
			±2.5V	●	1.2		±V
I <sub>OUT</sub>	Output Current	V <sub>OUT</sub> = ±12.0V V <sub>OUT</sub> = ±3.0V	±15V	●	24		mA
			±5V	●	20		mA
I <sub>SC</sub>	Short-Circuit Current	V <sub>OUT</sub> = 0V, V <sub>IN</sub> = ±3V	±15V	●	30		mA
SR	Slew Rate	A <sub>V</sub> = -2, (Note 3)	±15V	●	450		V/μs
			±5V	●	175		V/μs
I <sub>S</sub>	Supply Current		±15V	●		6.0	mA
			±5V	●		5.8	mA

The ● denotes specifications that apply over the full operating temperature range.

**Note 1:** A heat sink may be required to keep the junction temperature below absolute maximum when the output is shorted indefinitely.

**Note 2:** Input offset voltage is pulse tested and is exclusive of warm-up drift.

**Note 3:** Slew rate is measured between ±10V on the output with ±6V input for ±15V supplies and ±2V on the output with ±1.75V input for ±5V supplies.


**Note 4:** Full power bandwidth is calculated from the slew rate measurement: FPBW = SR/2πV<sub>p</sub>.

**Note 5:** This parameter is not 100% tested.

**Note 6:** The LT1360 is not tested and is not quality-assurance sampled at -40°C and at 85°C. These specifications are guaranteed by design, correlation, and/or inference from 0°C, 25°C, and/or 70°C tests.


# TYPICAL PERFORMANCE CHARACTERISTICS

**Supply Current vs Supply Voltage and Temperature**




1360 G01

**Input Common-Mode Range vs Supply Voltage**




1360 G02

**Input Bias Current vs Input Common-Mode Voltage**




1360 G03

**Input Bias Current vs Temperature**




1360 G04

**Input Noise Spectral Density**




1360 G05

**Open-Loop Gain vs Resistive Load**




1360 G06

**Open-Loop Gain vs Temperature**




1360 G07

**Output Voltage Swing vs Supply Voltage**



1360 G08


**Output Voltage Swing vs Load Current**



1360 G09


TYPICAL PERFORMANCE CHARACTERISTICS

Output Short-Circuit Current vs Temperature




1360 G10

Output Impedance vs Frequency




1360 G11

Gain and Phase vs Frequency




1360 G14

Settling Time vs Output Step (Noninverting)




1360 G12

Settling Time vs Output Step (Inverting)




1360 G13

Gain-Bandwidth and Phase Margin vs Supply Voltage




1360 G15

Gain-Bandwidth and Phase Margin vs Temperature




1360 G16

Frequency Response vs Supply Voltage (A\_V = 1)



1360 G17


Frequency Response vs Supply Voltage (A\_V = -1)



1360 G18


# TYPICAL PERFORMANCE CHARACTERISTICS

**Frequency Response vs Capacitive Load**




1360 G19

**Power Supply Rejection Ratio vs Frequency**




1360 G20

**Common-Mode Rejection Ratio vs Frequency**




1360 G21

**Slew Rate vs Supply Voltage**




1360 G22

**Slew Rate vs Temperature**




1360 G23

**Slew Rate vs Input Level**




1360 G24

**Total Harmonic Distortion vs Frequency**




1360 G25

**Undistorted Output Swing vs Frequency (±15V)**



1360 G26


**Undistorted Output Swing vs Frequency (±5V)**



1360 G27


**TYPICAL PERFORMANCE CHARACTERISTICS**

**2nd and 3rd Harmonic Distortion vs Frequency**




1360 G28

**Differential Gain and Phase vs Supply Voltage**




1360 G29

**Capacitive Load Handling**




1360 G30

**Small-Signal Transient ( $A_V = 1$ )**




1360 TA31

**Small-Signal Transient ( $A_V = -1$ )**




1360 TA32

**Small-Signal Transient ( $A_V = -1, C_L = 500pF$ )**




1360 TA33

**Large-Signal Transient ( $A_V = 1$ )**




1360 TA34

**Large-Signal Transient ( $A_V = -1$ )**



1360 TA35

**Large-Signal Transient ( $A_V = 1, C_L = 10,000pF$ )**




1360 TA36



## APPLICATIONS INFORMATION

The LT1360 may be inserted directly into AD817, AD847, EL2020, EL2044, and LM6361 applications improving both DC and AC performance, provided that the nulling circuitry is removed. The suggested nulling circuit for the LT1360 is shown below.

### Offset Nulling



1360 AI01

### Layout and Passive Components

The LT1360 amplifier is easy to apply and tolerant of less than ideal layouts. For maximum performance (for example fast settling time) use a ground plane, short lead lengths, and RF-quality bypass capacitors (0.01μF to 0.1μF). For high drive current applications use low ESR bypass capacitors (1μF to 10μF tantalum). Sockets should be avoided when maximum frequency performance is required, although low profile sockets can provide reasonable performance up to 50MHz. For more details see Design Note 50.

The parallel combination of the feedback resistor and gain setting resistor on the inverting input can combine with the input capacitance to form a pole which can cause peaking or oscillations. For feedback resistors greater than 5kΩ, a parallel capacitor of value


$$C_F > R_G \times C_{IN}/R_F$$

should be used to cancel the input pole and optimize dynamic performance. For unity-gain applications where a large feedback resistor is used,  $C_F$  should be greater than or equal to  $C_{IN}$ .

### Capacitive Loading

The LT1360 is stable with any capacitive load. This is accomplished by sensing the load induced output pole and adding compensation at the amplifier gain node. As the capacitive load increases, both the bandwidth and phase margin decrease so there will be peaking in the frequency domain and in the transient response as shown in the typical performance curves. The photo of the small-signal response with 500pF load shows 60% peaking. The large-signal response with a 10,000pF load shows the output slew rate being limited to 5V/μs by the short-circuit current. Coaxial cable can be driven directly, but for best pulse fidelity a resistor of value equal to the characteristic impedance of the cable (i.e., 75Ω) should be placed in series with the output. The other end of the cable should be terminated with the same value resistor to ground.

### Cable Driver Frequency Response



1360 AI02

### Input Considerations

Each of the LT1360 inputs is the base of an NPN and a PNP transistor whose base currents are of opposite polarity and provide first-order bias current cancellation. Because of variation in the matching of NPN and PNP beta, the polarity of the input bias current can be positive or negative. The offset current does not depend on beta matching and is well controlled. The use of balanced source resistance at each input is recommended for applications where DC accuracy must be maximized. The inputs can withstand differential input voltages of up to 10V without damage and need no clamping or source resistance for protection.

## APPLICATIONS INFORMATION

### Power Dissipation

The LT1360 combines high speed and large output drive in a small package. Because of the wide supply voltage range, it is possible to exceed the maximum junction temperature under certain conditions. Maximum junction temperature ( $T_J$ ) is calculated from the ambient temperature ( $T_A$ ) and power dissipation ( $P_D$ ) as follows:

$$\text{LT1360CN8: } T_J = T_A + (P_D \times 130^\circ\text{C/W})$$

$$\text{LT1360CS8: } T_J = T_A + (P_D \times 190^\circ\text{C/W})$$

Worst case power dissipation occurs at the maximum supply current and when the output voltage is at 1/2 of either supply voltage (or the maximum swing if less than 1/2 supply voltage). Therefore  $P_{D\text{MAX}}$  is:

$$P_{D\text{MAX}} = (V^+ - V^-)(I_{S\text{MAX}}) + (V^+/2)^2/R_L$$

Example: LT1360CS8 at  $70^\circ\text{C}$ ,  $V_S = \pm 15\text{V}$ ,  $R_L = 250\Omega$

$$P_{D\text{MAX}} = (30\text{V})(5.8\text{mA}) + (7.5\text{V})^2/250\Omega = 399\text{mW}$$

$$T_{J\text{MAX}} = 70^\circ\text{C} + (399\text{mW})(190^\circ\text{C/W}) = 146^\circ\text{C}$$

### Circuit Operation

The LT1360 circuit topology is a true voltage feedback amplifier that has the slewing behavior of a current feedback amplifier. The operation of the circuit can be understood by referring to the simplified schematic. The inputs are buffered by complementary NPN and PNP emitter followers which drive a  $500\Omega$  resistor. The input voltage appears across the resistor generating currents which are mirrored into the high impedance node. Complementary followers form an output stage which buffers the gain node from the load. The bandwidth is set by the input resistor and the capacitance on the high impedance node. The slew rate is determined by the current available to charge the gain node capacitance. This current is the differential input voltage divided by  $R_1$ , so the slew rate is proportional to the input. Highest slew rates are therefore

seen in the lowest gain configurations. For example, a 10V output step in a gain of 10 has only a 1V input step, whereas the same output step in unity gain has a 10 times greater input step. The curve of Slew Rate vs Input Level illustrates this relationship. The LT1360 is tested for slew rate in a gain of  $-2$  so higher slew rates can be expected in gains of 1 and  $-1$ , and lower slew rates in higher gain configurations.


The RC network across the output stage is bootstrapped when the amplifier is driving a light or moderate load and has no effect under normal operation. When driving a capacitive load (or a low value resistive load) the network is incompletely bootstrapped and adds to the compensation at the high impedance node. The added capacitance slows down the amplifier which improves the phase margin by moving the unity gain frequency away from the pole formed by the output impedance and the capacitive load. The zero created by the RC combination adds phase to ensure that even for very large load capacitances, the total phase lag can never exceed 180 degrees (zero phase margin) and the amplifier remains stable.

### Comparison to Current Feedback Amplifiers


The LT1360 enjoys the high slew rates of Current Feedback Amplifiers (CFAs) while maintaining the characteristics of a true voltage feedback amplifier. The primary differences are that the LT1360 has two high impedance inputs and its closed loop bandwidth decreases as the gain increases. CFAs have a low impedance inverting input and maintain relatively constant bandwidth with increasing gain. The LT1360 can be used in all traditional op amp configurations including integrators and applications such as photodiode amplifiers and I-to-V converters where there may be significant capacitance on the inverting input. The frequency compensation is internal and not dependent on the value of the feedback resistor. For CFAs, the feedback resistance is fixed for a given bandwidth and capacitance on the inverting input can cause peaking or oscillations. The slew rate of the LT1360 in noninverting gain configurations is also superior in most cases.

# TYPICAL APPLICATIONS


Photodiode Preamp with AC Coupling Loop



1MHz, 4th Order Butterworth Filter




# SIMPLIFIED SCHEMATIC



**PACKAGE DESCRIPTION**

Dimension in inches (millimeters) unless otherwise noted.

**N8 Package  
8-Lead Plastic DIP**



**S8 Package  
8-Lead Plastic SOIC**

