INTEGRATED CIRCUITS



Product specification Replaces 74ABT16952/74ABTH16952 dated 1998 Feb 25 2002 Apr 03



74ABT16952

FEATURES

- Two 8-bit registered transceivers
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- \bullet Multiple V_{CC} and GND pins minimize switching noise
- Independent registers for A and B buses
- Output capability: +64 mA/-32 mA

QUICK REFERENCE DATA

- Latch-up protection exceeds 500 mA per Jedec Std 17
- ESD protection exceeds 2000 V per MIL STD 883 Method 3015 and 200 V per Machine Model
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs

DESCRIPTION

The 74ABT16952 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT16952 is a dual octal registered transceiver. Two 8-bit registers store data flowing in both directions between two bidirectional buses. Data applied to the inputs is entered and stored on the rising edge of the Clock (nCPXX) provided that the Clock Enable (nCEXX) is LOW. The data is then present at the 3-State output buffers, but is only accessible when the Output Enable (nOEXX) is LOW. Data flow from A inputs to B outputs is the same as for B inputs to A outputs.

SYMBOL	PARAMETER	CONDITIONS T _{amb} = 25 °C; GND = 0 V	TYPICAL	UNIT
t _{PLH} t _{PHL}	Propagation delay nCPBA to nAx or nCPAB to nBx	C _L = 50 pF; V _{CC} = 5 V	2.8 2.3	ns
C _{IN}	Input capacitance	$V_I = 0 V \text{ or } V_{CC}$	4	pF
C _{I/O}	I/O capacitance	$V_O = 0 V \text{ or } V_{CC}$; 3-State	7	pF
I _{CCZ}		Outputs disabled; $V_{CC} = 5.5 V$	500	μA
		Outputs LOW; $V_{CC} = 5.5 V$	8	mA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DWG NUMBER
56-Pin Plastic SSOP Type III	–40 °C to +85 °C	74ABT16952DL	SOT371-1
56-Pin Plastic TSSOP Type II	–40 °C to +85 °C	74ABT16952DGG	SOT364-1

PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 55 18, 22	1CPAB / 1CPBA 2CPAB / 2CPBA	Clock input A-to-B / Clock input B-to-A
3, 54, 26, 31	1 <u>CEAB</u> / 1 <u>CEBA</u> 2 <u>CEAB</u> / 2 <u>CEBA</u>	Clock enable input A-to-B / Clock enable input B-to-A
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1A0 – 1A7 2A0 – 2A7	Data inputs/outputs (A side)
1, 56 8, 29	1B0 – 1B7 2B0 – 2B7	Data inputs/outputs (B side)
4, 11, 18, 25, 32, 39, 45, 53	10EAB / 10EBA 20EAB / 20EBA	Output enable inputs
4, 17, 30, 43	GND	Ground (0 V)
7, 22, 35, 50	V _{CC}	Positive supply voltage

74ABT16952

PIN CONFIGURATION

LOGIC SYMBOL



74ABT16952

LOGIC SYMBOL (IEEE/IEC)



FUNCTION TABLE for Register nAx or nBx

	II	NPUTS			
	nAx or nBx	nCPXX	nCEXX	Q	MODE
	Х	Х	Н	NC	Hold data
ſ	L H	$\uparrow \uparrow$	L	L H	Load data

H = HIGH voltage level

L = LOW voltage level

 \uparrow = LOW-to-HIGH transition

X = Don't care

XX = AB or BA

NC=No change

FUNCTION TABLE for Output Enable

INPUTS	INTERNAL	nAx or nBx		
nOEXX	Q	OUTPUTS		
Н	Х	Z	Disable outputs	
L	L H	L H	Enable outputs	

H = HIGH voltage level

L = LOW voltage level

X = Don't care

XX = AB or BA

Z = High impedance "off" state

74ABT16952

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT	
V _{CC}	DC supply voltage		-0.5 to +7.0	V	
I _{IK}	DC input diode current	V ₁ < 0	-18	mA	
VI	DC input voltage ³		-1.2 to +7.0	V	
I _{ОК}	DC output diode current	V _O < 0	-50	mA	
V _{OUT}	DC output voltage ³	Output in Off or HIGH state	-0.5 to +5.5	V	
Ιουτ	DC output current	Output in LOW state	128	m (
		Output in HIGH state	-64	IIIA	
T _{stg}	Storage temperature range		-65 to +150	°C	

NOTES:

 Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

3. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIM	ITS	UNIT
		MIN	MAX	
V _{CC}	DC supply voltage	4.5	5.5	V
VI	Input voltage	0	V _{CC}	V
V _{IH}	HIGH-level input voltage	2.0	-	V
V _{IL}	LOW-level Input voltage	-	0.8	V
I _{ОН}	HIGH-level output current	-	-32	mA
I _{OL}	LOW-level output current	-	64	mA
Δt/Δv	Input transition rise or fall rate	0	10	ns/V
T _{amb}	Operating free-air temperature range	-40	+85	°C

74ABT16952

74ABT16952

DC ELECTRICAL CHARACTERISTICS

						LIMITS			
SYMBOL	PARAM	ETER	TEST CONDITIONS	T _{ar}	_{nb} = +25	°C	T _{amb} = to +8	–40 °C 35 °C	UNIT
				MIN	TYP	MAX	MIN	MAX	
V _{IK}	Input clamp volta	age	$V_{CC} = 4.5 \text{ V}; I_{IK} = -18 \text{ mA}$		-0.9	-1.2		-1.2	V
			V_{CC} = 4.5 V; I_{OH} = –3 mA; V_{I} = V_{IL} or V_{IH}	2.5	2.9		2.5		V
V _{OH}	HIGH-level output	ut voltage	V_{CC} = 5.0 V; I_{OH} = –3 mA; V_{I} = V_{IL} or V_{IH}	3.0	3.4		3.0		V
			V_{CC} = 4.5 V; I_{OH} = –32 mA; V_{I} = V_{IL} or V_{IH}	2.0	2.4		2.0		V
V _{OL}	LOW-level output	it voltage	V_{CC} = 4.5 V; I_{OL} = 64 mA; V_{I} = V_{IL} or V_{IH}		0.42	0.55		0.55	V
V _{RST}	Power-up output	low voltage ³	V_{CC} = 5.5 V; I_{OL} = 1 mA; V_{I} = GND or V_{CC}		0.13	0.55		0.55	V
l _l	Input leakage current	Control pins	V_{CC} = 5.5 V; V_{I} = GND or 5.5 V		±0.01	±1.0		±1.0	μA
I _{OFF}	Power-off leakag	je current	V_{CC} = 0 V; V_O or V_I \leq 4.5 V		±5.0	±100		±100	μΑ
I _{PU/PD}	Power-up/down output current ⁴	3-State	V_{CC} = 2.1 V; V_{O} = 0.0 V; V_{I} = GND or V_{CC} ; V_{OE} = Don't care		±5.0	±50		±50	μΑ
I _{IH} + I _{OZH}	3-State output H	IGH current	V_{CC} = 5.5 V; V_{O} = 5.5 V; V_{I} = V_{IL} or V_{IH}		5.0	50		50	μΑ
I _{IL} + I _{OZL}	3-State output L	OW current	V_{CC} = 5.5 V; V_{O} = 0.0 V; V_{I} = V_{IL} or V_{IH}		-5.0	-50		-50	μΑ
I _{CEX}	Output HIGH lea	kage current	V_{CC} = 5.5 V; V_{O} = 5.5 V; V_{I} = GND or V_{cc}		5.0	50		50	μΑ
Ι _Ο	Output current ¹		V_{CC} = 5.5 V; V_{O} = 2.5 V	-50	-70	-180	-50	-180	mA
Іссн			V_{CC} = 5.5 V; Outputs HIGH, V _I = GND or V _{CC}		0.5	1.5		1.5	mA
I _{CCL}	Quiescent supply current		V_{CC} = 5.5 V; Outputs LOW, V_{I} = GND or V_{CC}		8	19		19	mA
Iccz			$V_{CC} = 5.5$ V; Outputs 3-State; V _I = GND or V _{CC}		0.5	1.5		1.5	mA
ΔI _{CC}	Additional supply input pin ²	/ current per	$V_{CC} = 5.5$ V; one input at 3.4 V, other inputs at V _{CC} or GND		5	100		100	μA

NOTES:

1. Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
This is the increase in supply current for each input at 3.4 V.
For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
This parameter is valid for any V_{CC} between 0 V and 2.1 V with a transition time of up to 10 msec. From V_{CC} = 2.1 V to V_{CC} = 5 V ± 10% a transition time of up to 100 µsec is permitted.
Unused pins at V_{CC} or GND.

AC CHARACTERISTICS

GND = 0 V; $t_R = t_F = 2.5 \text{ ns}$; $C_1 = 50 \text{ pF}$, $R_1 = 500 \Omega$

			LIMITS					
SYMBOL	PARAMETER	WAVEFORM	T _a V	_{mb} = +25 ° _{CC} = +5.0	°C V	$T_{amb} = -40^{\circ}$ $V_{CC} = +5.6$	°C to +85 °C 0 V ±0.5 V	UNIT
			MIN	ТҮР	MAX	MIN	MAX	
f _{MAX}	Maximum clock frequency	1	150			150		MHz
t _{PLH} t _{PHL}	Propagation delay nCPBA to nAx, nCPAB to nBx	1	1.0 1.0	2.8 2.3	3.9 3.9	1.0 1.0	4.3 4.3	ns
t _{PZH} t _{PZL}	Output enable time nOEBA to nAx, nOEAB to nBx	3 4	1.0 1.0	2.5 2.2	3.8 3.8	1.0 1.0	4.6 4.6	ns
t _{PHZ} t _{PLZ}	Output disable time nOEBA to nAx, nOEAB to nBx	3 4	1.7 1.3	3.4 2.6	4.4 3.9	1.7 1.3	5.2 4.2	ns

AC SET-UP REQUIREMENTS

			LIMITS			
SYMBOL	PARAMETER	WAVEFORM	T _{amb} = V _{CC} =	+25 °C +5.0 V	T _{amb} = −40 °C to +85 °C V _{CC} = +5.0 V ±0.5 V	UNIT
			MIN	ТҮР	MIN	
t _S (H) t _s (L)	Set-up time nAx to nCPAB or nBx to nCPBA	2	1.2 1.5	0.9 1.2	1.2 1.5	ns
t _h (H) t _h (L)	Hold time nAx to nCPAB or nBx to nCPBA	2	0.0 0.0	-1.2 -0.9	0.0 0.0	ns
t _s (H) t _s (L)	Set-up time nCEAB to nCPAB, nCEBA to nCPBA	2	1.2 1.6	0.9 1.1	1.2 1.6	ns
t _h (H) t _h (L)	Hold time nCEAB to nCPAB, nCEBA to nCPBA	2	0.0 0.0	-1.1 -0.9	0.0 0.0	ns
t _w (H) t _w (L)	nCPAB or nCPBA pulse width, HIGH or LOW	1	3.3 2.5	2.6 1.0	3.3 2.5	ns

AC WAVEFORMS

 V_{M} = 1.5 V, V_{IN} = GND to 3.0 V



Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency



Waveform 2. Data Set-up and Hold Times



Waveform 3. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 4. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

74ABT16952

Product data

74ABT16952

TEST CIRCUIT AND WAVEFORMS



74ABT16952



74ABT16952



74ABT16952

Data sheet status

Data sheet status ^[1]	Product status ^[2]	Definitions
Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Changes will be communicated according to the Customer Product/Process Change Notification (CPCN) procedure SNW-SQ-650A.

[1] Please consult the most recently issued data sheet before initiating or completing a design.

[2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.

Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Disclaimers

Life support — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 © Koninklijke Philips Electronics N.V. 2002 All rights reserved. Printed in U.S.A.

Date of release: 04-02

For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com

Document order number:

9397 750 09693

Let's make things better.



