

# MOS INTEGRATED CIRCUIT $\mu$ PD161622

# 396 OUTPUT TFT-LCD SOURCE DRIVER WITH RAM

#### **DESCRIPTION**

The  $\mu$  PD161622 is a TFT-LCD source driver that includes display RAM.

This driver has 396 outputs, a display RAM capacity of 371,712 bits (132 pixels x 16 bits x 176 lines) and, can provide a 65,536-color display.

#### **FEATURES**

- TFT-LCD driver with on-chip display RAM
- Logic power supply voltage: 2.5 to 3.6 V
- Driver power supply voltage: 4.3 to 5.5 V
- Display RAM: 132 x 16 x 176 bits
- Driver outputs: 396 output
- CPU interface: Serial, 8-bit/16-bit parallel interface selectable
- Colors: 65,536 colors/pixel
- On-chip VCOM generator
- · On-chip timing generator
- · On-chip oscillator


## ORDERING INFORMATION

Part Number	Package
μ PD161622P	Chip

**Remark** Purchasing the above chip entails the exchange of documents such as a separate memorandum or product quality, so please contact one of our sales representatives.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

## 1. BLOCK DIAGRAM



**Remark** /xxx indicates active low signal.

# 2. PIN CONFIGURATION (Pad Layout)

Chip size: 3.60 x 17.80 mm<sup>2</sup> TYP.

Bump size (output type A):  $35 \times 94 \mu m^2$  TYP. Bump size (input & dummy):  $80 \times 86 \mu m^2$  TYP.

Alignment mark (mark center, unit: μm)

	Х	Υ
M1	-1615	8715
M2	-1615	-8715
M3	1435	-8715




Table 2-1. Pad Layout (1/4)

FinNo.	RhNane	PadType	Χ[μή]	Y[µn]	FinNa.	Pin Name	PadType	Χ[μŋ	Y[µn]	FinNo.	Pin Name	PadType	X[µn]	Υ[μη
1	DJMXY	В	-1674.00	8390.00	61	VŒ	В	-1674.00	1190.00	121	OP5	В	-1674.00	-6010
2	DJMX	В	-1674.00	8270.00	62	V002	В	-1674.00	1070.00	122	OP6	В	-1674.00	-6130
3	DJMXY	В	-1674.00	8150.00	63	VOD12	В	-1674.00	950.00	123	OP7	В	-1674.00	-6250
4	TOJT15	В	-1674.00	803000	64	VOD11	В	-1674.00	830.00	124	VCCI(MOD	В	-1674.00	-6370
5	TOJT14	В	-1674.00	7910.00	65	LFMP	В	-1674.00	71000	125	F0	В	-1674.00	-6490
6	TOJT13	В	-1674.00	7790.00	66	FCONP	В	-1674.00	590.00	126	VSS(MODE)	В	-1674.00	-6610
7	TOJT12	В	-1674.00	7670.00	67	DOON	В	-1674.00	470.00	127	Pl	В	-1674.00	-6730
8	TOJT11	В	-1674.00	7550.00	68	VCOU12	В	-1674.00	350.00	128	VCCI(MOD	В	-1674.00	-6850
9	TOJT10	В	-1674.00	7430.00	69	VSS	В	-1674.00	230.00	129	F2	В	-1674.00	-6970
10	TOUT9	В	-1674.00	7310.00	70	V002	В	-1674.00	11000	130	VSS(MODE	В	-1674.00	-7090
11	TOJT8	В	-1674.00	7190.00	71	VCCI	В	-1674.00	-1000	131	P3	В	-1674.00	-7210
12	TOJ17	В	-1674.00	7070.00	72	VSS	В	-1674.00	-130.00	132	VCCI(MOD	В	-1674.00	-733
13	TOJT6	В	-1674.00	6950,000	73	VSS	В	-1674.00	-25000	133	GSTB	В	-1674.00	-745
14	TOJ15	В	-1674.00	6830,00	74	CVL	В	-1674.00	-37000	134	GOLK .	В	-1674.00	-757
15	TOJT4	В	-1674.00	6710.00	<i>7</i> 5	CVVH	В	-1674.00	-490.00	135	GOE1	В	-1674.00	-769
16	TOUTS	В	-1674.00	655000	76	CAPL	В	-1674.00	-610.00	136	GOE2	В	-1674.00	-7810
17	TOJ12	В	-1674.00	6470.00	77	CVEH	В	-1674.00	-73000	137	R30NG	В	-1674.00	-793
18	TOJ[1	В	-1674.00	6350.00	78	vs	В	-1674.00	-850.00	138	LFMG	В	-1674.00	-805
19	TOUTO	В	-1674.00	6230.00	79	vs	В	-1674.00	-970.00	139	DUMNY	В	-1674.00	-817
20	VSS/MODE	В	-1674.00	6110.00	80	VSS	В	-1674.00	-1020.00	140	DUMNY	В	-1674.00	-829
21	TSTMHL	В	-1674.00	5990.00	81	VCQJ71	В	-1674.00	-121000	141	DUMNY	В	-1674.00	-8410
22	TSIRIST	В	-1674.00	5870.00	82	VCQJT1	В	-1674.00	-1330.00	142	DUMNY	В	-1350.00	-8774
23	T0803E0	В	-1674.00	5750.00	83	VCCI	В	-1674.00	-1450.00	143	DUMNY	В	-510.00	-8774
24	TC8C9 <u>E</u> LI	В	-1674.00	5630.00	84	VCCI	В	-1674.00	-1570.00	144	DUMY	В	330.00	-877
25	TC8C	В	-1674.00	5510.00	85	VCOM	В	-1674.00	-1690.00	145	DMM	В	1170.00	-8774
26	10800	В	-1674.00	5390.00	86	DJMY	В	-1674.00	-1810.00	146	DUMNY	В	1670.00	-860
27	VCCI(MOD	В	-1674.00	5270.00	87	DUMY	В	-1674.00	-1930.00	147	DUMY	A	1670.00	-852
28	RSEL	В	-1674.00	5150.00	88	VS8MODE	В	-1674.00	-2050.00	148	DUMY	Α	1540.00	-847
29	VSS/MODE	В	-1674.00	503000	89	VCOMR	В	-167400	-2170.00	149	S396	Α	1670.00	-843
30	0800JT	В	-1674.00	4910.00	90	BOFAN	В	-1674.00	-2290.00	150	S325	A	1540.00	-839
31	VSS/MODE	В	-1674.00	479000	91	VCCI(MOD	В	-1674.00	-2410.00	151	S394	A	1670.00	-835
32	080N	В	-1674.00	4670.00	92	TERSEL.	В	-1674.00	-2530.00	152	S393	A	1540.00	-8312
33	VSS/MODE	В	-1674.00	4550.00	93	VSS[MODE	В	-1674.00	-2650.00	153	S392	A	1670.00	-827
34	CSIB	В	-1674.00	4430.00	94	VRH	В	-1674.00	-2770.00	154	S391	A	1540.00	-822
35	D15	В	-1674.00	4310.00	95	V0	В	-1674.00	-2890.00	155	S390	A	1670.00	-818
36	D14	В	-1674.00	4190.00	96	V1	В	-1674.00	-3010.00	156	SSSS	A	1540.00	-814
37	D13	В	-1674.00	4070.00	97	V2	В	-1674.00	-3130.00	157	S388	A	1670.00	-810
38	D12	В	-1674.00	3950.00	98	V2 V3	В	-1674.00	-3250.00	158	S387	A	1540.00	-806
39	D11	В	-1674.00	383000	99	V4	В	-1674.00	-3370.00	159	S386	A	1670.00	-802
40	D10	В	-1674.00	3710.00	100	V <del>1</del> V5	В	-1674.00	-3490.00	160	S385	A	1540.00	-0.2 -798
		В	-1674.00		101		В		-3610.00	161	S384		1670.00	-793 -793
41 42	D9 D8	В	-1674.00	3590.00 3470.00	102	VR1 VR2	В	-1674.00 -1674.00	-3730.00	162	2383 2384	A A	1540.00	-789 -789
42		В	-1674.00	3350.00	103	VH2 VS8MODE	В	-1674.00	-3/3JW -3850.00	163	2385		1670.00	-785
43	D7(S) D6(SQL)	В	-1674.00	3230.00	104	VSS(IVUUS TBSEL1	В	-1674.00	-3970.00	164	S381	A A	154000	-781
		В					В				2380 2381	A		
45 46	D5		-1674.00 1674.00	3110.00	105 106	TBSH2		-1674.00	-4090.00 4010.00	165			1670.00 1540.00	-777
46 47	D8	В	-16/4W	2870.00	106	IRR3K	B	-16/4.W		166	53/9	Α	1540.00	
		В	-1674.00		107	DAC7	В	-1674.00		167	S378	A	1670.00 1540.00	
48	D2	В	-1674.00 1674.00	2750.00 2620.00	108	DAG6	В	-1674.00		168	S377	A		-764
49 ED	DI	В	-1674.00 1674.00	2630.00 2640.00	109	DAC5	В	-1674.00		169	S376	A	1670.00 1540.00	-760 750
50	D0	В	-1674.00	2510.00 25000	110	DAG4	В	-1674.00		170	S375	A	154000	-756
51	VSS(MODE)	В	-1674.00	2390.00	111	DAC3	В	-1674.00		171	S374	A	1670.00	-752
52	/CS	В	-1674.00	2270.00	112	DAC2	В	-1674.00		172	S373	A	1540.00	-748
53	/RESET	В	-1674.00	2150.00	113	DACI	В	-1674.00		173	S372	A	1670.00	-744
54	RS	B	-1674.00	2030.00	114	DAC0	В	-1674.00		174	S371	A	1540.00	-739
55	MR(R/W)	В	-1674.00	1910.00	115	VSS(MODE		-1674.00		175	S370	Α	1670.00	-736
56	/RD(E)	В	-1674.00	1790.00	116	OP0	В	-1674.00		176	S369	Α	1540.00	-731
57	VC2	В	-1674.00	1670.00	117	OP1	В	-1674.00		177	S368	Α	1670.00	-727:
58	PSX	В	-1674.00	1550.00	118	OP2	В	-1674.00		178	S367	Α	1540.00	-723
59	C86	В	-1674.00	1430.00	119	OP3	В	-1674.00		179	S366	Α	1670.00	-719
60	VSS/MODE	В	-1674.00	1310.00	120	OP4	В	-1674.00	-589000	180	S365	Α	1540.00	-715

Table 2-1. Pad Layout (2/4)

PinNo.	PinName	PadType	X[µm]	Y[µn]	₽nNo	PinName	PadType	X[µm]	Y[µn]	PlnNb.	PinName	Pad Type	X[µm]	Y[µn]
181	S364	Α	1670.00	-710900	241	S304	Α	1670.00	-4619.00	301	S244	Α	1670.00	-2129.00
182 183	S363	Α	1540.00	-7067.50	242 243	S303 S302	Α	1540.00	-4577.50	302 303	S243	Α	1540.00	-2087.50
183	S362	A A	1670.00	-702600	243	S302	Α	1670.00	-4536.00	303	S242	Α	1670.00	-2046.00
184	S361	A	1540.00	-698450	244	S301	Α	1540.00	-4494.50	304	S241	Α	1540.00	-2004.50
185	S360	I A	1670.00	-694300	245	S300	Α	1670.00	-445300	305	S240	A	1670.00	-1963.00
186	S3 <del>5</del> 9	Α	1540.00	-6901.50	246	S299	Α	1540.00	-4411.50	306	S239	Α	1540.00	-1921.50
187	S358	Α	1670.00	-6860.00	247	S298	Α	1670.00	-4370.00	307	S238	Α	1670.00	-1880.00
188	S357	Α	1540.00	-681850	248	S297	Α	1540.00	-4328.50	308	S237	А	1540.00	-1838.50
189	S356	Α	1670.00	-6777.00	249	S296	A	1670.00	-4287.00	309	S236	Α	1670.00	-1797.00
190 191	S365	A A	1540.00	-673550	250	S295	A	1540.00	-4245.50	310 311	S235	A	1540.00	-1755.50
191 192	S364 S363		1670.00	-669400 -665250	250 251 252	S294 S293	Α	1670.00	-4204.00 -4162.50	311	S234 S233	A	1670.00 1540.00	-1714.00 -1672.50
	<b></b>	A	1540.00			S292	Α	1540.00 1670.00	-416250 -4121.00	312 313	S232	A	1540.00 1670.00	
193 194	S362 S361	A A	1670.00 1540.00	-6611.00 -6669.50	253 254	S291	A	16/UW 1540.00	-4121.00 -4079.50	313	S231	A	16/0.00 1540.00	-1631.00 -1589.50
195	<b> </b>	A	1670.00	-652800	255	S290	A	1670.00	-40/950 -403800	314 315	S230	A A	1670.00	-1548.00
196	S360 S349	A	1540.00	-648650	256	S289	A	1540.00	-3996.50	316	S229	A	1540.00	
197	S348		1670.00	-644500	257	S288		1670.00	-395500	317	S228		1670.00	-1506.50 -1465.00
	S347	A A	1540.00	-640350	201	S287	A	1540.00	-3913.50		S227	A A	1540.00	-1423.50
198 199	S346	A	1670.00	-636200	258 259	S286	<b></b>	1670.00	-387200	318 319	5226	A	1670.00	-138200
200	S345	A	1540.00	-6320.50	280	S285	A	1540.00	-3830.50	320	S225	Α Α	1540.00	-1340.50
201	S344	Α	1670.00	-6279.00	261	S284	Α Α	1670.00	-3789.00	321	S224	A	1670.00	-1299.00
202	S343	Α	1540.00	-6237.50	262	S283	A	1540.00	-3747.50	322	S223	A	1540.00	-1257.50
203	S342	A	1670.00	-619600	263	S282	Α	1670.00	-370600	323	S222	A	1670.00	-1216.00
204	S341	A	1540,00	-615450	264	S281	A	1540.00	-3664.50	324	S221	A	1540.00	-1174.50
205	S340	Α	1670.00	-611300	265	S280	Α	1670.00	-3623.00	325	S220	Α	1670.00	-1133.00
276	S339	Α	154000	-6071.50	266 267	S279	A	1540.00	-3581.50	326	S219	Α	1540.00	-1091.50
207	S338	A	1670.00	-603000	267	S278	Α	1670.00	-3540.00	327	S218	Α	1670.00	-1050.00
208	S337	Α	1540.00	-598850	268	S277	A	1540.00	-3498.50	328	S217	Α	1540.00	-1008.50
209	S336	Α	1670.00	-5947.00	269	S276	Α	1670.00	-3457.00	329	S216	Α	1670.00	-967.00
210	S335	Α	1540.00	-590550	270	S275	Α	1540.00	-3415.50	330	S215	A A	1540.00	-925.50
211	S334	Α	1670.00	-586400	271	S274	Α	1670.00	-3374.00	331	S214		1670.00	-884.00
212	SSSS	Α	1540.00	-582250	272	S273	Α	1540.00	-333250	332	S213	A	1540.00	-84250
213	S332	A	1670.00	-5781.00	273	S272	A	1670.00	-3291.00	333	S212	A	1670.00	-801.00
214 215	S331 S330	A	1540.00 1670.00	-573950 -569800	274 275	S271 S270	A A	1540.00 1670.00	-3249.50 -3208.00	334 335	S211 S210	A	1540.00 1670.00	
216	S329	A A	1540.00	-565650	276	S269	<b></b>	1540.00	-3466.50	336	S209	A	1540.00	-7 16W -676:50
217	S328	A	1670.00	-561500	277	S268	A	1670.00	-312500	337	S208	Α	1670.00	-6%30 -635.00
218	S327	A	1540.00	-557350	278	S267	Â	1540.00	-308350	338	S207	A	1540.00	-593.50
219	S326	A	1670.00	-553200	279	S266	A	1670.00	-304200	339	S206	Α Α	1670.00	-55200
220	S325	A	1540.00	-549050	280	S265	Ä	1540.00	-3000.50	340	S205	A	1540.00	-510.50
221	S324	A	1670.00	-544900	281	S264	A	1670.00	-2959.00	341	S204	A	1670.00	-469.00
222	S323	A	1540.00	-5407.50	282	S263	Α Ι	1540.00	-2917.50	342	S203	Α	1540.00	-427.50
223	S322	Α	1670.00	-536600	283	S262	A	1670.00	-287600	343	S202	Α	1670.00	-386.00
224	S321	Α	1540.00	-532450	284	S261	Α	1540.00	-2834.50	344	S201	А	1540.00	-344.50
225	S320	Α	1670.00	-528300	285	S260	Α	1670.00	-279300	345	S200	Α	1670.00	-33300
226	S319	Α	1540.00	-5241.50	286	S259	A	1540.00	-2751.50	346	S199	Α	1540.00	-261.50
227	S318	Α	1670.00	-520000	287	S258	Α	1670.00	-271000	347	S198	Α	1670.00	-220.00
228	S317	Α	1540.00	-515850	288	S257	А	1540.00	-2668.50	348	S197	Α	1540.00	-178.50
229	S316	A	1670.00	-5117.00	289	S256	A	1670.00	-2627.00	349	S196	Α	1670.00	
230 231	S315	A	1540.00	-5075.50	290	S255	A	1540.00	-2585.50 -2541.00	350 361	S195	A	1540.00	-9550
231 232	IS314	A	1670.00	-503400 -499250	291	S254 S253	A	1670.00	-2544.00 -2502.50	351 352	IS194	A	1670.00	-54.00 -12.50
232 233	S313 S312	Α	154000		292 293	S253 S252	A				S193 DUMMY	A	1540.00 1670.00	-1250 2900
233	S311	A A	16/0.00 1540.00	-4951.00 -4909.50	294	S251	A	1670.00 1540.00	-2461.00 -2419.50	353 354	DUMMY	A	1670.00 1540.00	70.50
234 235	S310	A	1670.00	-486800	295	S250	<b></b>	1670.00	-241950 -237800	355 355	DUMMY	A	1670.00	7050 11200
236	2309 2310	A	1540.00	-482650	296	S249	A	1540.00	-2336.50	366	DUMMY	A	1540.00	153.50
237	S308	A	1670.00	-478500	27	S248	<u>^</u>	1670.00	-229500	357	DUMMY		1670.00	19500
238	S307	Δ	154000	-474350	297 298	S247	<b></b>	154000	-225350	358	DJMY		154000	23650
239	S306	Α Α	1670.00	-470200	299	S246	A	1670.00	-221200	359	DJMY	A A	1670.00	278.00
240	S305	A	1540.00	-466050	300	S245	À	1540.00	-217050	360	DJMY	A	1540.00	
	•				-	•					•	•		

Table 2-1. Pad Layout (3/4)

361   DJMM*   A   157000; 36100   421   S136   A   157000; 225100   481   S76   A   332   DJMM*   A   157000; 44250   422   S135   A   157000; 225400   422   S75   A   333   DJMM*   A   157000; 44400   423   S134   A   157000; 225400   423   S74   A   334   DJMM*   A   157000; 34550   425   S132   A   157000; 225400   425   S73   A   A   35700   225400   425   S73   A   A   35700   225400   225	16000: 5341.00 154000: 55250 16000: 56400 16000: 56650 16000: 55850 16000: 55850 16000: 55850 16000: 55850 16000: 55850 16000: 55850
364   DUMMY   A   154000; 46550   424   S133   A   154000; 227550   464   S73   A   335   S152   A   167000; 22750   425   S152   A   167000; 30770   425   S72   A   336   S161   A   154000; 30650   436   S71   A   337   S160   A   167000; 61000   427   S130   A   167000; 30000   437   S70   A   336   S169   A   154000; 66150   428   S129   A   154000; 314150   438   S369   A   336   S168   A   167000; 63300   429   S128   A   167000; 313000   449   S36   A   370   S167   A   154000; 73450   430   S127   A   155000; 32850   32850   440   S37   A   371   S166   A   167000; 73600   431   S165   A   154000; 33750   442   S365   A   372   S165   A   154000; 81750   432   S125   A   154000; 33750   442   S365   A	15000; 55250 167000; 52400 15000; 54650 15000; 55650 15000; 55650 15000; 55300 15000; 55300
364   DUMMY   A   154000; 46550   424   S133   A   154000; 227550   464   S73   A   335   S152   A   167000; 22750   425   S152   A   167000; 30770   425   S72   A   336   S161   A   154000; 30650   436   S71   A   337   S160   A   167000; 61000   427   S130   A   167000; 30000   437   S70   A   336   S169   A   154000; 66150   428   S129   A   154000; 314150   438   S369   A   336   S168   A   167000; 63300   429   S128   A   167000; 313000   449   S36   A   370   S167   A   154000; 73450   430   S127   A   155000; 32850   32850   440   S37   A   371   S166   A   167000; 73600   431   S165   A   154000; 33750   442   S365   A   372   S165   A   154000; 81750   432   S125   A   154000; 33750   442   S365   A	154000 546.50 167000 5507.00 154000 5548.50 167000 5531.50 167000 5531.50
334   DJMW   A   154000; 486.50   424   S133   A   154000; 297.50   434   S73   A   335   S152   A   154000; 397.50   425   S152   A   154000; 397.50   425   S152   A   154000; 398.50   426   S71   A   337   S150   A   154000; 61000   427   S130   A   154000; 310000   437   S70   A   338   S159   A   154000; 661.50   428   S129   A   154000; 3141.50   428   S29   A   33600   437   S70   A   337   S150   A   154000; 661.50   428   S129   A   154000; 3141.50   428   S29   A   337   S150   A   338.00   439   S38   A   337   S150   A   338.00   439   S38   A   337   S150   A   338.00   3388.00   3388.00   3388.00   3388.00   3388.00   3388.00   3388.00   3388.00   3388.00   3388.0	167000: 5507.00 1540.00: 5548.50 1670.00: 5590.00 1540.00: 5531.50 1670.00: 5573.00
365   S191   A   154000; 58855   426   S131   A   154000; 30855   466   S71   A   377   S190   A   157000; 61000   427   S130   A   157000; 31000   437   S30   A   368   S189   A   154000; 66150   428   S122   A   154000; 314150   438   S39   A   389   S188   A   167000; 63300   429   S128   A   167000; 318300   439   S38   A   370   S167   A   154000; 73450   430   S127   A   157000; 322450   440   S37   A   371   S166   A   167000; 76500   431   S128   A   167000; 336500   449   S36   A   372   S165   A   154000; 31750   432   S125   A   154000; 330750   442   S365   A	1540.00: 5548.50 1670.00: 5590.00 1540.00: 5631.50 1670.00: 5673.00
357   S150   A   167000; 61000   427   S150   A   167000; 31000   457   S70   A     368   S169   A   154000; 65150   428   S129   A   154000; 314150   488   S59   A     369   S188   A   167000; 68300   429   S128   A   167000; 318300   439   S38   A   370   S167   A   154000; 73450   430   S127   A   154000; 32450   440   S57   A     371   S165   A   167000; 76500   451   S125   A   167000; 326500   451   S65   A   372   S165   A   154000; 81750   442   S125   A   167000; 330750   442   S365   A	1670.00: 5590.00 1540.00: 5631.50 1670.00: 5573.00
368         Si89         A         15000: 66155         428         Si29         A         15000: 344155         488         Si99         A           369         Si88         A         167000: 68300         429         Si28         A         167000: 348300         449         Si8         A           370         Si87         A         154000: 7455         430         Si27         A         154000: 322450         440         Si7         A           371         Si86         A         167000: 7600         431         Si26         A         167000: 336600         491         Si6         A           372         Si85         A         154000: 817.50         422         Si25         A         154000: 3307.50         442         Si6         A	1540.00 5631.50 1670.00 5673.00
369   Si88   A   167000; 69300   429   Si28   A   167000; 318300   459   Si88   A     370   Si87   A   154000; 73450   430   Si27   A   154000; 322450   440   Si37   A     371   Si86   A   167000; 77600   431   Si28   A   167000; 326600   449   Si66   A     372   Si85   A   154000; 817,50   432   Si25   A   164000; 3307,50   442   Si66   A	1670.00 5673.00
370   S167   A   154000; 73450   430   S127   A   154000; 322450   460   S57   A   371   S166   A   165000; 77600   431   S126   A   165000; 326600   491   S166   A   372   S165   A   154000; 817.50   432   S125   A   154000; 337.50   442   S165   A	10/0.00
372   S165   A   154000: 81750   492   S125   A   154000: 300750   492   S165   A	
372   S165   A   154000: 81750   492   S125   A   154000: 300750   492   S165   A	1670.00 5756.00
32 000 A 3400 017.50 A 5500 A 5600 507.50 A 5	1540.00 5797.50
373 Si84 A 167000: 89900 433 St24 A 167000: 39800 493 S64 A	1670.00 5839.00
	1540.00 5880.50
355   SIPP   A   1670 M: 942 M   445   SIPP   A   1670 M: 342 M   445   SIPP   A	1670.00 5922.00
376 Si81 A 15400: 98350 466 Si21 A 15400: 347350 466 Si31 A	1540.00 5963.50
377 S180 A 167000: 102500 437 S120 A 167000: 361500 497 S90 A	1670.00 6005.00
378 ST9 A 154000 106650 438 ST19 A 154000 366650 438 SS9 A 379 ST78 A 165000 110800 439 ST18 A 165000 366650 449 SS8 A	1540.00 6046.50
379 S178 A 1670.00; 1108.00 439 S118 A 1670.00; 3598.00 439 S58 A	1670.00 6088.00
I 380 IS177 I A I 1540.00: 1149.50I I 440 IS117 I A I 1540.00: 3639.50I I 500 IS57 I A I	1540.00 6129.50
381   S176   A   1670.00; 1191.00    441   S116   A   1670.00; 3681.00    501   S56   A	1670.00 6171.00
. 1 392 IST/5   A   154000; 1232/50   442 IST/5   A   154000; 3722/50   502 ISF/5   A	1540.00 6212.50
383 S174 A 167000; 127400 443 S114 A 167000; 376400 503 S54 A	1670.00 6254.00
384 S173 A 154000: 131550 444 S113 A 154000: 380550 504 S53 A	1540.00 6295.50
365 S772 A 1670.00; 1357.00 445 S712 A 1670.00; 3847.00 505 S52 A 366 S771 A 1580.00; 1388.50 446 S711 A 1540.00; 3888.50 506 S51 A	1670.00 6337.00 1540.00 6378.50
<u> </u>	1540.00 6378.50 1670.00 6420.00
hhhhhhhhh	
	1540.00 6461.50 1670.00 6503.00
389   S168   A   1670.00; 1523.00   449   S108   A   1670.00; 4013.00   509   S48   A   390   S167   A   1540.00; 1594.50   460   S107   A   1540.00; 4054.50   510   S47   A	1540.00 6544.50
391 S166 A 1670.00: 1606.00 451 S106 A 1670.00: 4066.00 511 S46 A	1670.00 6586.00
392 S165 A 154000; 1647.50 462 S105 A 154000; 4137.50 512 S45 A	1540.00 6627.50
393 Si64 A 167000: 169900 453 St04 A 167000: 417900 513 S44 A	1670.00 6669.00
394   S163   A   154000; 173050   454   S103   A   154000; 422050   514   S163   A	1540.00 6710.50
35   Si62   A   167000: 177200   455   Si62   A   167000: 426200   515   Si62   A	1670.00 6752.00
396 Si61 A 154000 181355 466 Si01 A 154000 400350 516 Si1 A	1540.00 6793.50
397 S160 A 167000; 185500 457 S100 A 167000; 434500 517 S40 A	1670.00 6835.00
398 S159 A 154000: 188650 468 S39 A 154000: 436650 518 S39 A	1540.00 6876.50
399 St88 A 167000; 198800 459 S98 A 167000; 442800 519 S38 A	1670.00 6918.00
400 S157 A 154000: 1979:50 460 S97 A 154000: 4468:50 S37 A	1540.00 6959.50
401 St65 A 167000 202100 461 S96 A 167000 4511.00 521 S36 A	1670.00 7001.00
402 S155 A 154000; 205250 462 S35 A 154000; 455250 52 S36 A 403 S154 A 165000; 20400 463 S94 A 165000; 459400 523 S34 A	1540.00 7042.50 1670.00 7084.00
kaanaan kaanaan kaanaan kaanaan kaanaan ka kaanaan kaanaan kaanaan kaanaan kaanaan ka kaanaan kaanaan ka kaana	1670.00 7024.00 1540.00 7125.50
404   S153   A   154000; 246550   464   S93   A   154000; 465650   524   S33   A   405   S152   A   167000; 248700   465   S92   A   167000; 467700   S25   S32   A	1670.00 7167.00
405 S151 A 154000; 22850 466 S91 A 154000; 47(85) 526 S31 A	1540.00 7208.50
40 Si50 A 167000; 227000 467 S90 A 167000; 476000 527 S00 A	1670.00 7250.00
1 408   \$149   A   154000; 2311.50   488   \$399   A   154000; 4601.50   528   \$29   A	1540.00 7291.50
469 S48 A 167000: 255301 469 S58 A 167000: 464300 S59 S58 A	1670.00 7333.00
40 S47 A 15000 23450 470 S57 A 15000 48450 550 S27 A	1540.00 7374.50
411	1670.00 7416.00
42 Si46 A 15000: 247750 42 Si56 A 15000: 46750 52 Si25 A	1540.00 7457.50
413 S144 A 167000: 251900 473 S94 A 167000: 510900 533 S24 A	1670.00 7499.00
444 S43 A 15000: 25050 474 S83 A 15000: 5050 534 S23 A	1540.00 7540.50
1 415 IS142   A   16/0W: 2602WII 4/5 IS32   A   16/0W: 5092WII 506 IS22   A	1670.00 7582.00
I 416 IS141   A   154000; 2643.50   476 IS81   A   154000; 5133.50   536 IS21   A	1540.00 /623.50
417   \$140   A   1670.00; 2865.00   477   \$20   A   1670.00; 5175.00   537   \$20   A	1670.00 7665.00
1 418 IST39   A   1540(0) 27650   1 478 IST9   A   1540(0) 57650   578 IST9   A	1540.00 7706.50 1670.00 7748.00
419 S138 A 1670.00; 2268.00 479 S78 A 1670.00; 5288.00 539 S18 A 420 S137 A 1540.00; 2469.50 460 S77 A 1640.00; 5299.50 540 S17 A	1670.00 7748.00 1540.00 7789.50
40 John   A   1940m; 2080m   40 Jol   A   1940m; 2080m   340 SI/ A	DHUU //09.50

 $\mu$ PD161622

Table 2-1. Pad Layout (4/4)

₽'nNo	PinName	PadType	X[un]	Y[µm]
541	S16	A	1670.00	7831.00
542	S15	Α	1540.00	787250
543	S14	Α	1670.00	7914.00
544	S13	Α	1540.00	7955.50
545	S12	Α	1670.00	7997.00
546	S11	Α	1540.00	8038.50
547	S10	Α	1670.00	8080.00
548	<b>S</b> 9	Α	1540.00	8121.50
549	<b>S</b> 8	Α	1670.00	8163.00
550	S7	Α	1540.00	8204.50
551	<b>S</b> 6	Α	1670.00	824600
552	<b>S</b> 5	Α	1540.00	8287.50
553	S4	Α	1670.00	8329.00
554	S3	Α	1540.00	8370.50
555	S2	Α	1670.00	841200
556	ଧ	Α	1540.00	8453.50
557	DUMY	Α	1670.00	8495.00
558	DUMY	В	1670.00	8575.00
559	DUMY	В	1220.00	8774.00
560	DUMY	В	380.00	8774.00
561	DUMY	В	-460.00	8774.00
562	DWW	В	-1300.00	8774.00



# 3. PIN FUNCTIONS

# 3.1 Power Supply System Pins

Symbol	Pin Name	Pad No.	I/O	Function
V <sub>CC1</sub>	Logic power supply	71, 83, 84	ı	Power supply pin for logic circuit
V <sub>CC2</sub>	I/O power supply	57, 70	-	Power supply pin for I/O buffer
Vs	Driver power supply	78, 79	ı	Power supply pin for driver circuit
Vss	Ground	69, 72, 72, 80	ı	Ground pin for logic and driver circuits
$V_0$ to $V_5$ $V_{RH}$ $V_{RL1}$ , $V_{RL2}$	Power supply for y-curve correction	95 to 100, 94, 101, 102	-	The μ PD161622 includes power supplies and resistors for the μ curve, so if the characteristics of the μ curve and LCD panel in the μ PD161622 match, leave V <sub>0</sub> to V <sub>5</sub> , V <sub>RH</sub> , V <sub>RL1</sub> , V <sub>RL2</sub> open.  If some kind of correction is required, adjust the μ curve by connecting resistors between the V <sub>0</sub> to V <sub>5</sub> , V <sub>RH</sub> , V <sub>RL1</sub> , V <sub>RL2</sub> pins (see <b>5.9</b> μ Curve Correction Power Supply Circuit for Cases of Unbalanced Driving).
VCC1(MODE)	Mode setting pull-up power-supply	27, 91, 124, 128, 132	_	Pull-up power-supply pin for mode setting
Vss(mode)	Mode setting pull-down power-supply	20, 29, 31, 33, 51, 60, 88, 93, 103, 115, 126, 130	_	Pull-down power-supply pin for mode setting

# 3.2 Logic System Pins

(1/2)

Symbol	Pin Name	Pad No.	I/O	Function
PSX	CPU interface selection	58	Input	These pins are used to select the CPU interface mode.
				PSX = H: Parallel interface
				PSX = L: Serial interface
				When the parallel interface is selected, this data but width can be changed
				between 8 bits and 16 bits by using BMD of index register 5 (R5).
/CS	Chip select	52	Input	This pin is used for chip select signals. When /CS = L, the chip is active
				and can perform data input/output operations including command and data
				I/O.
/RESET	Reset	53	Input	When /RESET is low, an internal reset is performed. The reset operation
				is executed at the /RESET signal level. Be sure to perform reset via this
				pin at power application.
/RD	Read	56	Input	When i80 series parallel data transfer (/RD) has been selected, the signal
(E)	(enable)			at this pin is used to enable read operations. Data is output to the data bus
				only when this pin is low.
				When M68 series parallel data transfer (E) has been selected, the signal at
				this pin is used to enable read/write operations.
/WR	Write	55	Input	When i80 series parallel data transfer (/WR) has been selected, the signal
(R, /W)	(read/write)			at this pin is used to enable write operations. Data is written at the rising
				edge of this signal.
				When M68 series parallel data transfer (R, /W) and serial data has been
				selected, this pin is used to determine the direction of data transfer.
				L: Write
				H: Read
C86	Select interface	59	Input	This pin is used to switch between interface modes (i80 series CPU or M68
				series CPU).
				L: Selects i80 series CPU mode
				H: Selects M68 series CPU mode



(2/2)

Symbol	Pin Name	Pad No.	I/O	Function
D₀ to D₅,	Data bus	50 to 35	I/O	These pins comprise 16-bit bi-directional data.
D8 to D15,				When the serial interface has been selected (PSX = L), D <sub>7</sub> functions as
D <sub>6</sub> (SCL),	(serial clock)			a serial data input pin (SI), $D_6$ functions as a serial clock input pin (SCL).
D7 (SI)	(serial data input)			In either case, pins $D_0$ to $D_7$ and $D_8$ to $D_{15}$ are in high impedance mode.
				When the chip is not selected, Do to D15 are in high impedance mode.
RS	Index register/,	54	Input	When parallel data transfer has been selected, this pin is usually
	data/command selection			connected to the least significant bit of the standard CPU address bus
				and is used to distinguish between data from index registers and
				data/commands.
				RS = H: Indicates that data from D <sub>0</sub> to D <sub>15</sub> is data/command
				RS = L: Indicates that data from D₀ to D₂ is index register contents
				Also, when serial data transfer is selected, the level of the RS pin is
				fetched at the rising edge of the eighth clock of the serial clock and
				whether the data is index register contents or data/command is
				distinguished.
				RS = H: Indicates that the data input to SI is data/command.
				RS = L: Indicates that the data input to SI is index register contents.
IP₀ to IP₃	Input port	125, 127,	Input	This is a general-purpose input port. The status of these pins (H or L)
		129, 131		can be read via a command.
				Because this is a CMOS input, do not leave open.
OP₀ to	Output port	116 to 123	Output	This is a general-purpose output port. The status of these pins (H or L)
OP <sub>7</sub>				can be write via a command.
				Leave open when in unused.
RSEL	Oscillation signal select	28	Input	This pin is for oscillation signal selection. When in used external
				resistance connection oscillator circuit, this pin set H. When in used
				internal oscillator circuit, this pin set L.
				R <sub>SEL</sub> = H: External resistance connection oscillator circuit select
				Rsel = L: CR internal oscillator circuit select
OSCIN	Oscillation signal	32	Input	This pin is for oscillation signal input.
				R <sub>SEL</sub> = H: Connect 51 k $\Omega$ resistance between OSC <sub>IN</sub> and OSC <sub>OUT</sub> .
				Rsel = L: Leave open
OSСоит	Oscillation signal	30	Output	This pin is for oscillation signal input.
				R <sub>SEL</sub> = H: Connect 51 k $\Omega$ resistance between OSC <sub>IN</sub> and OSC <sub>OUT</sub> .
				R <sub>SEL</sub> = L: Leave open
CSTB	GSTB logic signal	34	Output	This pin outputs STB signal for gate driver leveled by interface power
			1 '	supply voltage (Vcc2). This output signal is reverse signal of GSTB.

## 3.3 Gate Driver IC Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMG	Low power mode signal	138	Output	This is an output pin for low power mode (for the gate driver).
				Connect to the LPM pin of the gate driver.
GOE <sub>1</sub>	OE <sub>1</sub> output for gate	135	Output	This pin is an output pin for the low power mode (for the OE <sub>1</sub> ).
	driver			Connect to the OE <sub>1</sub> pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GOE <sub>2</sub>	OE <sub>2</sub> output for gate	136	Output	This pin is the OE <sub>2</sub> output for the gate driver.
	driver			Connect to the OE <sub>2</sub> pin of the gate driver.
				Timing signal for output, refer to 5.4 Display timing generator.
GSTB	STB output for gate	133	Output	This pin is the STB output for the gate driver.
	driver			Connect to the STVR or STVL pin of the gate driver.
				Timing signal for output, refer to <b>5.4 Display timing generator.</b>
GCLK	CLK output for gate	134	Output	This pin is the CLK output for the gate driver.
	driver			Connect to the CLK pin of the gate driver.
RGONG	Regulator control	137	Output	Regulator ON/OFF control of gate driver IC
				Connect to the RGONG pin of the gate driver.

# 3.4 Power Supply Control Pins

Symbol	Pin Name	Pad No.	I/O	Function
LPMP	Low power mode signal	65	Output	Low power mode control signal output pin (for power-supply IC).
				This pin connects to LPM pin of power-supply IC.
DCON	DC/DC converter control	67	Output	DC/DC converter ON/OFF signal pin for power-supply IC.
				This pin connects DCON pin of power-supply IC.
RGONP	Regulator control	66	Output	Regulator ON/OFF control signal pin for power-supply IC.
				This pin connects to RGONP pin of power-supply IC.
VCD11, VCD12	V <sub>DD1</sub> booster selection	64, 63	Output	Control signal to select x4/x5/x6/x7 booster of power-supply IC for Vcc1.
				Connect to the VcD11 and VcD12 pins of the power-supply IC.
V <sub>CD2</sub>	V <sub>DD2</sub> booster selection	62	Output	Control signal to select x2/x3 booster of power-supply IC for Vcc2.
				Connect to the VcD2 pin of the power-supply IC.
Vce	Vo level selection	61	Output	Signal for selecting the level of the power-supply IC booster voltage, to
				be used for the maximum voltage of Vo. Selects that the booster
				voltage level is either the same level as VDD1 or a multiple of minus 1.
				Connect to the Vce pin of the power-supply IC.

Data Sheet S15649EJ2V0DS

## 3.5 Driver-Related Pins

Symbol	Pin Name	Pad No.	I/O	Function
S <sub>1</sub> to S <sub>396</sub>	Source output	556 to 365,	Output	Source output pins
		352 to 149		
VCOM	COM adjustment	85	Output	This pin is the common adjustment output.
VCOUT1	Center rectangle	81, 82	Output	This pin is the center rectangle signal output (V <sub>p-p</sub> ) for common
	signal output			modulation between 0 V to Vs.
VCOUT2	Center rectangle	68	Output	This pin is the center rectangle signal output (V <sub>P-P</sub> ) for common
	signal output			modulation between 0 V to Vcc1.
BGRIN	External-power-	90	Input	This is an external-power-supply connect pin for VCOM.
	supply connect			This pin is valid when BGRS (power supply control register 1: R25) =
				1. In this case, the reference voltage of the amplifier for setting the
				common waveform center value is input from outside the $\mu$ PD161622
				When BGRS = 0, power supply with built-in the $\mu$ PD161622 is set up
				as a standard voltage for common waveform center value setup.
				In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
VCOMR	VCOM setting	89	Input	Connects an external feedback resistor for VCOM setting.
	resistor connection			This pin is valid when FBR <sub>SEL</sub> = L. In this case, connect a feedback
				resistor between the VCOM pin and GND.
				When FBRsel = H, the amplifier for setting the common waveform
				center value operates as a voltage follower. In this case, leave it open.
				For more detail, refer to 5.5 Common Adjustment.
FBRSEL	VCOM setting	92	Input	This pin is used to select the method of adjusting the amplifier for
	external circuit select			setting the common waveform center value used to set the COMMON
				drive waveform center level.
				FBRsel = H: Voltage follower circuit used (VCOMR connected to VCOM
				internally)
	Dania a successionale	77,		FBRsel = L: External feedback resistor used
CVPH,	Basis power supply	76,	_	This is operational amplifier output pin for the $\gamma$ -corrected power
CVPL,	for γ-corrected	75, 75,		supplies. Normally, this pin connects capacitor of 1 $\mu$ F
CVNH,	power supplies	74		
CVNL	-			
DAC <sub>0</sub> to DAC <sub>7</sub>	D/A converter	114 to 107	Input	These pins set the reference voltage of the amplifier for setting the
	value setting			VCOM value used to set the COMMON drive waveform center level.  These pins are valid when the VCOM output center value setting
				register (R29) = 00H and BGRS (R25: D <sub>6</sub> ) = 0.
				This pin is pulled up to the inside IC, therefore, connect to only Vss
				when in low level setting pin.
				For more details, refer to 5.5 Common Adjustment Circuit.

\_

## 3.6 Test or Other Pins

Symbol	Pin Name	Pad No.	I/O	Function
TOUT <sub>0</sub> to TOUT <sub>15</sub> ,	Source output	19 to 4,	Output	This is output pin when $\mu$ PD161622 is in test mode.
TOSCO		26		Normally, leave it open.
TSTRTST,	COM adjustment	22,	Output	These pins are to set up test mode of $\mu$ PD161622.
TSTVIHL,		21,		Normally, fixed it to Vss.
TOSCI,		25,		
TOSCSELI,		24,		
TOSCSELO,		23,		
TBSEL1,		104,		
TBSEL <sub>2</sub>		105		
TBGR	Test input/output	106	I/O	This is output pin when $\mu$ PD161622 is in test mode.
				Normally, leave it open.
DUMMY	Dummy pin	1 to 3, 86, 87, 139	_	Dummy pin
		to 148, 353 to 364,		The dummy pins of pads No. 1, 2, 557, and 558 are wired using
		557 to 562		aluminum inside the $\mu$ PD161622.
				The dummy pins of pads No. 140, 141, 146, and 147 are wired
				using aluminum inside the $\mu$ PD161622.



# 4. PIN I/O CIRCUITS AND RECOMMENDED CONNECTION OF UNUSED PINS

The I/O circuit types of each pin and recommended connection of unused pins are described below.

	Pin Name	Input Type	I/O	Power	Recommended Con	nection of Unused Pins	Notes
		input Type		supply	Parallel Interface	Serial Interface	110103
	PSX	Schmitt trigger	Input	Vcc2	Mode setting pin		1
	/RESET	Schmitt trigger	Input	Vcc2	Always reset on power appli	cation	-
	/RD (E)	Schmitt trigger	Input	V <sub>CC2</sub>	Connect to Vcc2 (when i80 series interface)	Connect to Vcc2 or Vss.	_
*	C86	Schmitt trigger	Input	Vcc2	Mode setting pin	Connect to Vcc2 or Vss.	1
	Do to D5	Schmitt trigger	I/O	V <sub>CC2</sub>	-	Leave open	_
	D <sub>6</sub> (SCL)	Schmitt trigger	I/O	Vcc2	_		_
	D <sub>7</sub> (SI)	Schmitt trigger	I/O	V <sub>CC2</sub>	_		_
	D <sub>8</sub> to D <sub>15</sub>	Schmitt trigger	I/O	V <sub>CC2</sub>	_	Leave open	-
	RS	Schmitt trigger	Input	Vcc2	Register setting pin		2
	IPo to IP3	Schmitt trigger	Input	V <sub>CC1</sub>	Connect to Vcc1 or Vss.		_
	OP <sub>0</sub> to OP <sub>7</sub>	_	Output	V <sub>CC1</sub>	Leave open		_
	OSCIN	CMOS	Input	V <sub>CC2</sub>	Input external clock (Rsel = I	H)	-
*	OSCout	CMOS	Output	Vcc2	Leave open (Rsel = L)		
^		CIVIOS	Output		Leave open (Rsel = H/L)		_
	CSTB	Cabasitt tainan	Input	V <sub>CC2</sub>	Leave open		-
	RSEL	Schmitt trigger	Output		Mode setting pin		3
	LPMG	_	Output	Vcc1	Leave open	data a a	_
	GOE <sub>1</sub>	_		Vcc1	Always connect to the gate of		_
	GOE2	_	Output	Vcc1	Always connect to the gate of		-
	GSTB	_	Output	Vcc1	Always connect to the gate of		_
	GCLK	-	Output	Vcc1	Always connect to the gate of		_
	RGONG	_	Output	Vcc1	Always connect to the gate of	driver	-
	LPMP	_	Output	Vcc1	Leave open	10	-
	DCON	_	Output	Vcc1	Always connect to the power		-
	RGONP	_	Output Output	Vcc1	Always connect to the powe		_
	VCD11, VCD12	-		Vcc1	Always connect to the powe		_
	V <sub>CD2</sub>	_	Output	Vcc1	Always connect to the powe		-
	Vce	_	Output	Vcc1	Always connect to the power	r IC	_
	VCOUT1	_	Output	Vs	Leave open		_
	VCOUT2 BGRIN	_	Output Input	Vcc1 Vs	Leave open Leave open (BGRS = L [R25]	=1\	_
		_			· ` ` .	(ני	-
	VCOMR	_	Output Input	Vs Vs	Leave open (FRBsel = H)  Leave open (FRBsel = H)		
	TOUT <sub>0</sub> to TOUT <sub>15</sub>	_	Output	Vs Vcc1	Leave open (FRBSEL = 11)		
	TOSCO	_	Output	Vcc1	Leave open		_
	TSTRTST	_	Input	Vcc1	Connect to Vss.		_
	TSTVIHL	_	Input	V <sub>CC1</sub>	Connect to Vss.		_
	TOSCI	_	Input	V <sub>CC1</sub>	Connect to Vss.		_
	TOSCSELI	_	Input	Vcc1	Connect to Vss.		_
	TOSCSELO	_	Input	Vcc1	Connect to Vss.		_
	TBSEL1	_	Input	Vcc1	Connect to Vss.		_
	TBSEL2	_	Input	Vcc1	Connect to Vss.		_
	TBGR	_	I/O	Vcc1	Leave open		-

Notes 1. Connect to Vcc2 or Vss, depending on the mode selected.

- 2. Input either H or L by CPU, depending on the register selected
- 3. Connect to Vcc1 or Vss, depending on the mode selected.

## 5. DESCRIPTION OF FUNCTIONS

#### 5.1 CPU Interface

## 5.1.1 Selection of interface type

The  $\mu$  PD161622 chip transfers data using a 16-bit bi-directional data bus (D<sub>15</sub> to D<sub>0</sub>), 8-bit bi-directional data bus (D<sub>7</sub> to D<sub>0</sub>) or a serial data input (SI). Setting the polarity of the PSX pin as either H or L enables the selections shown in table 5–1 below.

Table 5-1.

PSX	BMD	Mode	/CS	RS	/RD (E)	/WR (R,/W)	C86	D <sub>15</sub> to D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub> to D <sub>0</sub>
Н	0	16-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	D <sub>15</sub> to D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub> to D <sub>0</sub>
Н	1	8-bit parallel	/CS	RS	/RD (E)	/WR (R,/W)	C86	Hi-Z <sup>Note1</sup>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub> to D <sub>0</sub>
L	X Note2	Serial Note3	/CS	RS	Note2	Note2	Note2	Hi-Z <sup>Note1</sup>	SI	SCL	Hi-Z <sup>Note1</sup>

Notes 1. Hi-Z: High impedance

2. X: Don't care (1 or 0)

3. In serial mode, read function is not available.

#### 5.1.2 Parallel interface

14

When the parallel interface has been selected (PSX = H), setting the C86 pin as either H or L enables a direct connection to an i80 series or M68 series CPU (see table 5–2 below).

Table 5-2.

C86	Mode	/RD (E)	/WR (R,/W)
Н	M68 series CPU	E	R, /W
L	i80 series CPU	/RD	/WR

The data bus signal is identified according to the combination of the RS, /RD (E), and /WR (R, /W) signals, as shown in the following table 5–3.

Table 5-3.

Common	M68 series CPU	i80 seri	es CPU	Function
RS	R, /W	/RD	/WR	T different
Н	Н	L	Н	Read display data and registers
Н	L	Н	L	Write display data and registers
L	Н	L	Н	Prohibited
L	L	Н	L	Write to control index register

Moreover, when using the parallel interface, it is possible to use the BMD flag ( $D_7$  of the data access control register (R5) to select the length of the data to be transmitted as either 16 bits (BMD = 0) or 8 bits (BMD = 1). This setting is valid for the display data written as DR data to the display memory register (R12).

The relationship between the command input and the data bus length is as follows.

- · Commands other than those of the display memory register (R12) are executed in 1-byte units regardless of the value of BMD (bus length setting flag in data access control register (R5)).
- Display memory register (R12) commands are executed in 1-byte units when BMD = 1, and in 1-word units when BMD = 0.

## (1) Commands other than those of the display memory register (R12)

## BMD = 1 (8-bit data bus)

Pin	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
Data	D7	D6	D <sub>5</sub>	D4	Dз	D2	D1	D <sub>0</sub>

## BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>
Data	Note	D7	D6	D <sub>5</sub>	D4	Dз	D2	D1	D <sub>0</sub>							

Note 0 or 1

## (2) Display memory register (R12)

## BMD = 1 (8-bit data bus)

Pin	D <sub>7</sub>	D6	D5	D4	Дз	D2	D1	D <sub>0</sub>
	٠.	٥	٥	D-1	٥		<u> </u>	ο,
Data	D7	D6	D5	D4	Dз	D2	D1	D <sub>0</sub>

# BMD = 0 (16-bit data bus)

Pin	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D <sub>5</sub>	D4	D <sub>3</sub>	D2	D1	D <sub>0</sub>
Data	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D <sub>5</sub>	D4	D <sub>3</sub>	D2	D1	D <sub>0</sub>



# Relationship data bus and display RAM (16-bit parallel interface: BMD = 0)

## Data bus side

							16	bit							
DB <sub>15</sub>	DB <sub>14</sub>	DB13	DB <sub>12</sub>	DB <sub>11</sub>	DB <sub>10</sub>	DB <sub>9</sub>	DB8	DB <sub>7</sub>	DB <sub>6</sub>	DB <sub>5</sub>	DB <sub>4</sub>	DВз	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D₅	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	Do
	Dot 1 Dot 2 Dot 3														
	1 pixel (= 1X address)														

Display RAM side

# Relationship data bus and display RAM (18-bit parallel interface: BMD = 1)

## Data bus side


			8 bit (1:	st byte)							8 bit (2r	nd byte)			
DB <sub>7</sub>	DB <sub>6</sub>	DB₅	DB <sub>4</sub>	DB₃	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>	DB <sub>7</sub>	DB <sub>6</sub>	DB₅	DB <sub>4</sub>	DВз	DB <sub>2</sub>	DB <sub>1</sub>	DB <sub>0</sub>
D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Dot 1													Dot 3		
	1 pixel (= 1X address)														

Display RAM side

/CS RS /WR Invalid Invalid Invalid D<sub>15</sub> D<sub>15</sub> D<sub>15</sub> Invalid Invalid Invalid D14 D<sub>14</sub> D<sub>14</sub> Invalid Invalid Invalid D<sub>13</sub> D<sub>13</sub> D<sub>13</sub> Invalid Invalid Invalid D7 D7 D<sub>6</sub> D<sub>6</sub> D<sub>6</sub> D<sub>5</sub> 1st word (IR) 2nd word (DR) 3rd word (DR) Registers other than Display memory register (R12) Display memory register (R12)

Figure 5–1. Example of 16-bit Data Access (i80 series interface, BMD = 0)







## (1) i80 Series Parallel Interface

When i80 series parallel data transfer has been selected, data is written to the  $\mu$  PD161622 at the rising edge of the /WR signal. The data is output to the data bus when the /RD signal is L.

/RD
DBn
Hi-Z
Data write
Data read

Figure 5-3. i80 Series Interface Data Bus Status

## (2) M68 Series Parallel Interface

18

When M68 series parallel data transfer has been selected, data is written at the falling edge of the E signal when the R,/W signal is L. In a data read operation, data is output at the rising edge of the E signal in a period when the R,/W signal is H. The data bus is released (Hi-Z) at the falling edge of the E signal.




Figure 5-4. M68 Series Interface Data Bus Status (when data read)

## 5.1.3 Serial interface

When the serial interface has been selected (PSX = L), if the chip is active (/CS = L), serial data input (SI) and serial clock input (SCL) can be received. Serial data is read from  $D_7$  and then from  $D_6$  to  $D_0$  on the rising edge of the serial clock, via the serial input pin. This data is synchronized on the eighth serial clock's rising edge and is then converted to parallel data for processing.

RS input is used to judge serial input data as display data or command data when RS = H the data is display data and when RS = L the data is command data. When the chip enters active mode, RS input is read at the rising edge after every eighth serial clock and is then used to judge the serial input data. The serial interface signal chart is shown below.

SCL 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18

Figure 5-5. Serial Interface Signal Chart

Remarks 1. If the chip is not active, the shift register and counter are reset to their initial settings.

- 2. The data read function is disabled during serial interface mode.
- **3.** When using SCL wiring, take care concerning the possible effects of terminating reflection and noise from external sources. Our recommends checking operation with the actual device.

#### 5.1.4 Chip select

RS

The  $\mu$  PD161622 has two chip select pins (/CS). The CPU parallel and serial interfaces can be used only when /CS = L. When the chip select pin is inactive, D<sub>0</sub> to D<sub>15</sub> are set to high impedance (invalid) and input of RS, /RD, or /WR is not active. If a serial interface mode has been set, the shift register and counter are both initialized.

Data Sheet S15649EJ2V0DS



## 5.1.5 Access to display data RAM and internal registers

When the CPU accessed the  $\mu$  PD161622, the CPU only has to satisfy the requirement of the cycle time (tcyc) and can transfer data at high speeds. Usually, it is not necessary for the CPU to take wait time into consideration.

A high-speed RAM write function, as well as the ordinary RAM write function, is provided for writing data to the display data RAM. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported. For details, refer to **5.2.5 High-speed RAM write mode** 


Dummy data is not required when either reading or writing data. In the  $\mu$  PD161622, data of the display memory register (R12) cannot be read. This relationship is shown in Figure 5–6.

Note that when in write mode of data at high speed for data read mode of read cycle time, this mode equals to normal mode.


Figure 5-6. Image of internal access to display RAM

## Writing


20



#### Reading (display memory register)



# Reading (registers other than display memory register)



## 5.2 Display Data RAM

This RAM stores dot data for display and consists of 2,112 bits (132 x 16) x 176 bits. Any address of this RAM can be accessed by specifying an X address and an Y address.

Display data D<sub>0</sub> to D<sub>15</sub> transmitted from the CPU corresponds to the pixels on the LCD (refer to Table 5–5).

Table 5-5. Display Data RAM

	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Ī			Dot 1				Dot 2							Dot 3		
Ī		Pixel 1 (= 1 x address)											•			

#### 5.2.1 X address circuit

An X address of the display data RAM is specified by using the X address register as shown in Figure 5–8. If the X address increment mode (INC = 0: data access control register: R5) is used, the specified X address is incremented or decremented by one each time display data is written. Whether the address is incremented or decremented is specified by the XDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the X address is incremented up to 83H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 00H.

In the decrement mode, the X address is decremented to 00H. If more display data is written, the Y address is incremented (YDIR = 0) or decremented (YDIR = 1), and the X address returns to 83H.

#### 5.2.2 Y address circuit

A Y address of the display data RAM is specified by using the Y address register as shown in Figure 5–8. If the Y address increment mode (INC = 1: data access control register: R5) is used, the specified Y address is incremented or decremented by one each time display is written. Whether the address is incremented or decremented is specified by the YDIR flag of data access control register (R5) as shown in Table 5–6.

In the increment mode, the Y address is incremented up to AFH. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to 00H.

In the decrement mode, the Y address is decremented to 00H. If more display data is written, the X address is incremented (XDIR = 0) or decremented (XDIR = 1), and the Y address returns to AFH.

The relationship between the setting of INC, XDIR, and YDIR of data access control register (R5) and the address is as follows:

Data Sheet S15649EJ2V0DS

Table 5-6. Data Access Control Register (R5) Setting

INC	Setting
0	The address is successively incremented or decremented in the X direction when data is accessed.
1	The address is successively incremented or decremented in the Y direction when data is accessed.

XDIR	Setting
0	Increments the X address (+1) when data is accessed.
1	Decrements the X address (–1) when data is accessed.

YDIR	Setting
0	Increments the Y address (+1) when data is accessed.
1	Decrements the Y address (-1) when data is accessed.


Table 5-7. Combination of INC, XDIR, and YDIR, and Address Direction

INC	XDIR	YDIR	Image of Address Scanning
0	0	0	A-1
	0	1	A-2
	1	0	A-3
	1	1	A-4
1	0	0	B-1
	0	1	B-2
	1	0	B-3
	1	1	B-4

Caution If the access direction is changed by using INC, XDIR, or YDIR, be sure to set the X address register (R6) and Y address register (R7) before accessing the display RAM.

00H X address 83H 00H
A-1
A-2
A-3
A-4
A-4
AFH

Figure 5–7. Combination of INC, XDIR, and YDIR, and Address Scanning Image



## 5.2.3 Column address circuit

When the contents of the display data RAM are displayed, column addresses are output to the SEG output pins as shown in Figure 5–8.

The correspondence relationship between the column addresses of the display RAM and segment outputs can be reversed by the ADC flag (segment driver direction select flag) of control register 1 (R0) as shown in Table 5–8. This reduces the restrictions on chip layout when the LCD module is assembled.

Table 5–8. Relationship between Column Address of Display RAM and Segment Output

SEG Output		SEG <sub>1</sub>	SEG <sub>2</sub>		$\rightarrow$		SEG385	SEG <sub>386</sub>
ADC	0	000H	000H	$\rightarrow$	Column address	$\rightarrow$	18AH	18BH
	1	18BH	18AH	$\leftarrow$	Column address	$\leftarrow$	001H	000H

 $\mu$ PD161622

Figure 5–8.  $\mu$  PD161622 RAM Addressing

Source	ADC=0	S1	S2	S3	S4	S5	Y6	 	S391	S392	S393	S394	S395	S396
outpu	ADC=1	S396	S395	S394	S393	S392	S391	 	S6	S5	S4	S3	S2	S1
	X-address		000H			001H		 		08EH			08FH	
	X-address Column addres	000H	000H 001H	002H	003H	001H 004H	005H	 -	186H	08EH 187H	188H	189H	08FH 18AH	18BH

Gate	Y-address	
R,/L=H	R,/L=L	
01	0176	00H
02	0175	01H
O87	O90	56H
O88	O89	57H
O89	O88	58H
O90	O87	59H
_		
0175	02	AEH
O176	01	AFH



Data Sheet S15649EJ2V0DS

#### 5.2.4 Arbitrary address area access (window access mode (WAS))

With the  $\mu$ PD161622, any area of the display RAM selected by the MIN.··X/Y address registers (R8 and R10) and MAX.· X/Y address registers (R9 and R11) can be accessed.

\* A setup of data access control (R5): WAS = 1 chooses window access mode. And μPD161622 accesses only the domain set up by MIN.· X/Y address registers and MAX.· X/Y address registers. The address scanning setting by INC, XDIR, and YDIR of data access control register (R5) is also valid in window access mode, in the same manner as when data is normally written to the display RAM. In addition, data can be written from any address by specifying the X address register (R6) and Y address register (R7).

Note that the display RAM must be accessed after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN.  $\times$  X/Y address register or MAX.  $\times$  X/Y address register.




Figure 5-9. Example of Incrementing Address When INC = 0, XDIR = 0, and YDIR = 0


Cautions 1. When using the window access mode, the relationship between the start point and end point shown in the table below must be established.

Item	Address Relation Ship
X address	00H ≤ MIN.·X address ≤ X address (R4) MAX.·X address ≤ 83H
Y address	00H ≤ MIN.·Y address ≤ Y address (R5) MAX.·Y address ≤ AFH

- 2. If invalid address data is set as the MIN./MAX. address, operation is not guaranteed.
- 3. Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.
- 4. Access the display RAM after setting the X address register (R6) and Y address register (R7) if the window access area has been set or changed by the MIN.· X/Y address register or MAX.· X/Y address register.

Data Sheet S15649EJ2V0DS

Figure 5-10. Example of Sequence in Window Access Mode



 $\mu$ PD161622



#### 5.2.5 High-speed RAM write mode

With the µPD161622, two types of access modes can be selected for accessing the display RAM.

The  $\mu$ PD161622 has a high-speed RAM write function, as well as an ordinary RAM write function. By using the high-speed write function, data can be written to the display RAM at an access speed four times faster than that of the ordinary RAM write function. Therefore, applications, such as motion picture display where the display data must be rewritten at high speeds, can be supported.

When the high-speed RAM write mode is selected by using BSTR of the data access control register (R5), data is temporarily stored in an internal register of the  $\mu$ PD161622.

When data of 64 bits (16 bits x 4) has been stored in the register, it is written to the display RAM. It is also possible to write the next data to the internal register while the first data is being written to the RAM.

In the high-speed RAM write mode, however, the CPU must transmit data in units of 64 bits (4 pixels) have been written to the internal register. If data of less than 64 bits is transmitted in the high-speed RAM write mode, this data is not written to the display RAM. Therefore, CPU data is not reflected on the LCD display even if it is transmitted. In this case, the data that is not reflected remains stored in the register. When the next data is transmitted, it is written to the register from where the preceding data is stored. However, if the chip select signal is disserted inactive (/CS = H) in the middle of data transfer, and then asserted active again and when the display data register (R12) is set, the register is initialized. Consequently, the data stored in the register is lost.

It is therefore recommended to transmit display data in 64-bit units when using the high-speed RAM write mode.





Figure 5-11. Image of Operation in High-speed Write Mode

Caution Do not specify any value other than the address value 4n-n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

Figure 5-12. Example of Sequence in High-Speed RAM Write Mode (with 16-Bit Parallel Interface)



n: n ≥ 1

28

**Note** Do not specify any value other than the address value 4n–n (n = 1 to 33) for the X address (R6) in the high-speed RAM access mode. The operation is not guaranteed if invalid address data is set.

## 5.3 Oscillator

The  $\mu$  PD161622 has a CR oscillator (with external R), which generate the display clock. When Rsel is L, an internal CR oscillator is selected. Leave both OSCIN pin and OSCOUT open. When Rsel is H, an external oscillator is selected.

 $\star$  Connect 51 kΩ resistance between OSC<sub>IN</sub> and OCS<sub>OUT</sub> pin.

This oscillator also has a calibration function, which is available by itself to set the number of frame frequency of display driving. Frame frequency calibration is set by calibration register (R45). The time to select one line is set by the calibration start and stop commands.




Figure 5-13. Frame Frequency Calibration

The calibration function involves counting the number of oscillation clocks generated between the start and stop signals and storing that number in a register. The number of oscillation clocks is then continually compared with this register value in subsequent operations, and the time of the clock number stored in the register is set as 1 line selection time, and used as the internal reference clock.

Using the time to set calibration (tcal) can be selected either tcal or tcal x 2 through control register (R1): LTS.




Figure 5–14. Calibration Function Timing (LTS [R1] = 0)

*μ* PD161622



## **5.4 Display Timing Generator**

## 5.4.1 Drive timing

The  $\mu$  PD161622 generates the TFT-LCD drive timing inside the  $\mu$  PD161622. The TFT-LCD panel is driven at the timing of one line selection period generated based on the calibration time (t<sub>cal</sub>) set by the calibration function, as shown in the figure below. One line selection period is made up of a pre-charge period, a source output period, and the  $\mu$  PD161622 output control clock. The pre-charge and source output periods are set by the pre-charge period setting register (R46) and calibration register (R45), respectively, based on the following expressions.

```
1 line selection period = t<sub>cal</sub>
Pre-charge period = t<sub>pr</sub>
Source output period = t<sub>sout</sub>
```


 $t_{cal}$ : Calibration setting time [R45]  $t_{pr} = (1/fosc) \ x \ (CLK_{pr} + 2 \ CLK)$   $t_{sout} = t_{cal} - (t_{pr} + 3 \ CLK)$ 

CLK<sub>cal</sub>: Calibration setting time ( $t_{cal}$ ) clock number =  $t_{cal} \div (1 fosc)$ CLKpr: Pre-charge peiod setting register clock number [R46: PLIMn] n

1 CLK = 1/fosc

fosc: Oscillator frequency

Figure 5-15. 1-line Select Time



**μPD161622** 

The display timing generator generates the timing signals for the internal timing of the source driver and for the gate driver. The output timings for normal operation, for normal operation  $\rightarrow$  stand-by mode, and for stand-by mode  $\rightarrow$  normal operation, are shown below.

Figure 5–16. During Normal Operation (during line inversion)

Data Sheet S15649EJ2V0DS

Figure 5–17. Normal Operation → Stand-by Input (during line inversion)




Figure 5–18. Normal Operation → Stand-by Input (during line inversion) (1) Reference




Figure 5–19. Normal Operation → Stand-by Input (during line inversion) (2) Reference





Figure 5–20. Stand-by → Return to Normal Operation (during line inversion)



μPD161622



#### 5.5 Common Adjustment Circuit

To generate common output, the center voltage of the common waveform is output from the VCOM pin along with output of a 0 to Vs (V) square waveform from the VCOUT1 pin and 0 to Vcc1 (V) from VCOUT2. The level of the VCOM output can be adjusted using as external resistor.




Figure 5-21. Common Adjustment Circuit

The VCOM voltage formulas are shown below.

\* <When internal power supply is used 1 (BGRS [D<sub>6</sub>] of R25 = 0, PVCOM (D<sub>3</sub>) = 0)> COM voltage = (1+R1/R2) x VBGR x ( $\alpha$  ÷ 256) VBGR = 3.0 V TYP.  $\alpha$  = VCOM electronic volume register [R29]

<When internal power supply is used 2 (BGRS [D<sub>6</sub>] of R25 = 0, PVCOM (D<sub>3</sub>) = 1)> COM voltage = (1+R1/R2) x Vs x ( $\alpha \div 256$ )  $\alpha$  = VCOM electronic volume register [R29]

<When external power supply is used (BGRS [D<sub>6</sub>] of R25 = 1)>
COM voltage = (1+R1/R2) x VBGRIN
VBGRIN = external power supply voltage (voltage input from BGRIN)

<Recommended values for R1 to R3, and C1>

Use the values listed below as a guideline. The user is responsible for ultimately determining the resistance values and recommended values based on careful evaluation on actual panels.

R1: 200 K R2: 51 to 100 K R3: 51 to 100 K C1: 10 μF

#### 5.6 Rectangular Signal Generator

This circuit generates a common rectangular signal. A rectangular wave of 0 to Vs (V) is output from the VCOUT1 pin, and a wave of 0 to Vcc1 (V) is output from the VCOUT2 pin. The common output wave necessary for driving an LCD can be generated by connecting an external circuit as shown in Figure 5–21.

#### 5.7 Reference Voltage Generator (VBGR)

The  $\mu$  PD161622 has a reference voltage generator for the voltage regulator. This reference voltage generator generates a constant voltage from Vcc1. The constant voltage generated by this circuit is connected to the input of the operational amplifier that adjusts the center level of the COMMON drive output, via a D/A converter.

By using this voltage, therefore, the center level of the COMMON drive output can be kept constant, without being affected by fluctuations in the supply voltage.

The common output waveform necessary for driving an LCD can be generated by connecting the external circuit show in Figure 5–21.

When the internal reference voltage generator is not used (R25: BGRS = 1), directly input the reference voltage to the operational amplifier that adjusts the center level of the COMMON drive output.

#### 5.8 D/A Converter Circuit

The  $\mu$  PD161622 is provided with an internal D/A converter to adjust the voltage of the reference voltage generator for the voltage regulator. This D/A converter divides the constant voltage generated by the reference voltage generator (VBFR) by 256, and a level of voltage between VBGR and Vss can be selected by setting the VCOM electronic volume register (R29).

In addition, this D/A converter also has a function to select a level by using an external pin. If the set value of the VCOM electronic volume register (R29) is 00H, the set statuses of the DAC<sub>7</sub> to DAC<sub>0</sub> pins are valid.

When DACn pin input is valid (R29 = 00H), these pins are pulled up internally, so only the pins that are to be set to L should be connected to Vss.

	EV <sub>7</sub>	EV <sub>6</sub>	EV <sub>5</sub>	EV <sub>4</sub>	EVз	EV <sub>2</sub>	EV <sub>1</sub>	EV <sub>0</sub>		Damadı
	DAC <sub>7</sub>	DAC <sub>6</sub>	DAC <sub>5</sub>	DAC <sub>4</sub>	DAC <sub>3</sub>	DAC <sub>2</sub>	DAC <sub>1</sub>	DAC₀	α	Remark
00H	0	0	0	0	0	0	0	0	DACn set value	R29
									0	DACn
01H	0	0	0	0	0	0	0	1	2	
02H	0	0	0	0	0	0	1	0	3	
03H	0	0	0	0	0	0	1	1	4	
$\downarrow$				$\downarrow$					$\downarrow$	
FEH	1	1	1	1	1	1	1	0	255	
FFH	1	1	1	1	1	1	1	1	256	

Table 5-9. α Setting of VCOM Electronic Volume Register (R25: BGRS = 0)

μPD161622

#### 5.9 y-Curve Correction Power Supply Circuit

The  $\mu$  PD161622 includes a  $\gamma$ -curve correction power supply circuit. If the internal  $\gamma$ -curve correction matches the LCD characteristics, no external components are necessary. This power circuit has white level and black level reference voltage generators on the positive and negative polarity sides, and also supports unbalanced driving. The reference voltage generators consist of a D/A converter and an operational amplifier and divide Vs to Vss by 256. One level of voltage can be selected by using the contrast value setting registers (R36 to R39)



Figure 5–22. 

Curve Correction Circuit





Figure 5–23. Relationship of TFT Drive Voltage (normally white)



	Drive level	Setting register	
VPH	Positive polarity, black	Contrast value setting register 1	R36
VNH	Negative polarity, white	Contrast value setting register 2	R37
VPL	Positive polarity, black	Contrast value setting register 3	R38
VNL	Negative polarity, white	Contrast value setting register 4	R39

The value of each amplifier output can be expressed as follows and the value of  $\beta$  can be set as shown in Table 5–10 and 5–11by using the contrast value registers (R36 to R39)

VNL, BVPL, VNH, VPH =  $(\beta \div 256) \times Vs$ 

Caution The usable range in which each output level of VPH, VNH, VPL, and VNL can be set depends on the  $\gamma$ -curve.

Table 5–10. γ-Contrast Value Setting and Electronic Volume Register β Setting 1 (VPH, VNL)

R36	GPH7	GPH6	GPH5	GPH4	GPH3	GPH2	GPH1	GPH0	β value setting or
R37	GNH7	GNH6	GNH5	GNH4	GNH3	GNH2	GNH1	GNH0	status setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

Table 5_11	4Contract Value Setting	g and Electronic Volume Re	agistar & Sattin	a 1 (V/DI	VNII
Table 5-11.	roundast value setting	and Electionic volume N	egister p settili	9 I (VFI	L, VINL <i>)</i>

R36 R37	GPL7 GNL7	GPL6 GNL6	GPL5 GNL5	GPL4 GNL4	GPL3 GNL3	GPL2 GNL2	GPL1 GNL1	GPL0 GNL0	β value setting or Statement setting
00H	0	0	0	0	0	0	0	0	Fixed to Vs (amplifier OFF)
01H	0	0	0	0	0	0	0	1	255
02H	0	0	0	0	0	0	1	0	254
03H	0	0	0	0	0	0	1	1	253
$\downarrow$				$\downarrow$					$\downarrow$
FEH	1	1	1	1	1	1	1	0	2
FFH	1	1	1	1	1	1	1	1	1

Relationship between Setting Value of R36 to R39 Registers and Switch Status (Gsel[R1] = 1)

Register	Setting value	Switch	Status	Amplifier
Dac	00H	CDac	ON	OFF
R36	Other than 00H	SR36	OFF	ON
D07	ООН		ON	OFF
R37	Other than 00H	SR37	OFF	ON
D00	00H	0000	ON	OFF
R38	Other than 00H	SR38	OFF	ON
D00	00H	0000	ON	OFF
R39	Other than 00H	SR39	OFF	ON

The relationship between the setting of the contrast value setting register and the driven waveform is explained next, taking the  $\gamma$ -curve in Figure 5–22 as an example.

Table 5–12. Switch Status when  $\gamma$ -Curve Correction Power Supply Circuit is not used (Gsel[R1] = 0)

Dolority		Switch status									
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2			
Positive	х	х	х	х	ON	OFF	OFF	ON			
Negative	х	х	х	х	OFF	ON	ON	OFF			

**Remark** x: Switch is normally OFF with the amplifier OFF.

## Relationship of drive voltage (normally white)





Table 5–13. Switch Status when  $\gamma$ -Curve Correction Power Circuit is used (Gsel[R1] = 1)

Delevity		Switch status									
Polarity	SPH1	SNL1	SNH1	SPL1	SPH2	SNL2	SNH2	SPL2			
Positive	ON	OFF	OFF	ON	Х	Х	Х	х			
Negative	OFF	ON	ON	OFF	Х	Х	Х	х			

Remark x: Switch is normally OFF

## Relationship of drive voltage (normally white)



*μ* PD161622

 $\star$ 

Figure 5-24. TFT Drive Voltage Level





Table 5–14. γCurve Correction Circuit (γcorrection resistance)

Gray scale		y Data	Res	istance (k $\Omega$ )		oltage (V)
Gray Scale	D <sub>10</sub> - D <sub>5</sub>	D <sub>15</sub> - D <sub>11</sub> , D <sub>4</sub> - D <sub>0</sub>	r   1	1.587	Positive Voltage	Negative Voltage
0	00H	00H	r 2	1.226	4.901	0.107
1	01H	-	r 3	2.453	4.824	0.190
2	02H	-	r 4	3.390	4.671	0.356
3	03H	01H	r 5	4.112	4.459	0.586
4	04H	-	r 6	4.905	4.202	0.864
5	05H	02H	r 7	1.731	3.895	1.196
6	06H	-	r 8	1.443	3.787	1.313
7	07H	03H	r 9	1.587	3.697	1.411
8	08H	-	r 10	1.515	3.598	1.519
9	09H	04H	r 11	1.082	3.503	1.621
10	0AH	-	r 12	1.082	3.436	1.694
11	0BH	05H	r 13	1.154	3.368	1.768
12	0CH	-	r 14	1.226	3.296	1.846
13	0DH	06H	r 15	1.298	3.219	1.929
14	0EH	_	r 16	1.082	3.138	2.017
15	0FH	07H	r 17	0.649	3.070	2.090
16	10H	_	r 18	0.721	3.030	2.134
17	11H	08H	r 19	0.794	2.985	2.183
18	12H	_	r 20	0.721	2.935	2.236
19	13H	09H	r 21	0.794	2.890	2.285
20	14H	_	r 22	0.505	2.840	2.339
21	15H	0AH	r 23	0.577	2.809	2.373
22	16H	_	r 24	0.577	2.773	2.412
23	17H	0BH	r 25	0.577	2.737	2.451
24	18H	_	r 26	0.505	2.701	2.490
25	19H	0CH	r 27	0.433	2.669	2.524
26	1AH	_	r 28	0.433	2.642	2.554
27	1BH	0DH	r 29	0.433	2.615	2.583
28	1CH	_	r 30	0.433	2.588	2.612
29	1DH	0EH	r 31	0.505	2.561	2.642
30	1EH	_	r 32	0.361	2.529	2.676
31	1FH	0FH	r 33	0.433	2.507	2.700
32	20H	_	r 34	0.433	2.480	2.729
33	21H	10H	r 35	0.433	2.453	2.759
34	22H	_	r 36	0.433	2.426	2.788
35	23H	11H	r 37	0.433	2.399	2.817
36	24H	_	r 38	0.433	2.372	2.847
37	25H	12H	r 39	0.505	2.344	2.876
38	26H	-	r 40	0.433	2.313	2.910
39	27H	13H	r 41	0.433	2.286	2.939
40	28H	-	r 42	0.433	2.259	2.969
41	29H	14H	r 43	0.505	2.232	2.998
42	2AH	_	r 44	0.361	2.200	3.032
43	2BH	15H	r 45	0.433	2.178	3.057
44	2CH	-	r 46	0.433	2.151	3.086
45	2DH	16H	r 47	0.361	2.124	3.115
46	2EH	_	r 48	0.361	2.101	3.140
47	2FH	17H	r 49	0.361	2.078	3.164
48	30H	_	r 50	0.361	2.056	3.188
49	31H	18H	r 51	0.433	2.033	3.213
50	32H	_	r 52	0.433	2.006	3.242
51	33H	19H	r 53	0.433	1.979	3.271
52	34H	-	r 54	0.505	1.952	3.301
53	35H	1AH	r 55	0.505	1.921	3.335
54	36H	_	r 56	0.505	1.889	3.369
55	37H	1BH	r 57	0.721	1.858	3.403
56	38H	_	r 58	0.721	1.812	3.452
57	39H	1CH	r 59	0.866	1.767	3.501
58	3AH	-	r 60	0.866	1.713	3.560
59	3BH	1DH	r 61	1.587	1.659	3.618
60	3CH	_	r 62	2.597	1.560	3.726
61	3DH	1EH	r 63	2.597	1.398	3.901
62	3EH	-	r 64	12.047	1.235	4.077
63	3FH	1FH	r 65	7.719	0.482	4.893

 $\mu$ PD161622

Figure 5–25. yCurve Corrected Circuit (ycorrected resistance value)



 $\gamma$ -correction resister ۷s SPH2 SNL2 r6 VRH Vss  $V_1$ SPH1 r1 r7 VPH ۷<sub>0</sub> r2 r16 VNH  $V_2$ r17 SNL1 SNH1 r50 ۷з r63 r51  $V_5$ SPL1 r64 VPL VRL1 r60  $V_4$ r61 VNL r65 SNH2 ۷s SPL2 VRL2

Figure 5–26. Internal Connection of  $V_0$  to  $V_5$ , VRH, VRL1, and VRL2

Data Sheet S15649EJ2V0DS

Vss

#### 5.10 Partial Display Mode

The  $\mu$  PD161622 is provided with a function that allows sections within the screen to be displayed separately (partial display mode). The start line of the area to be displayed in partial display mode is set using the partial display area start line register (R20, R21), the number of lines in the area to be displayed is set using the partial display area line count register (R22, R23), and the color of the area not to be displayed is set using the partial off area color register (R19). If "1" is set in the partial display area line count registers (R22, R23), the partial display areas each become 1 line. If "0" is set, there are no partial display areas but only normal display areas.

The non-display area indicated by R20 and R22 is called Partial 1, and the non-display area indicates by R21 and R23 is called Partial 2. The Partial 2 setting is enabled only when the Partial 1 setting has been performed (when R22  $\neq$  0). Therefore, to set only one area as a non-display area, perform only the setting for Partial 1.

Low power consumption cannot be achieved if only the partial mode is set. If low power consumption is required, the mode must be switched to the 8-clor mode.




Figure 5-26. Partial Display Mode


Cautions 1. The "scroll step count register (R17)" command is ignored in the partial display mode.

- 2. The specified partial areas must not directly overlap, and the Partial 1 area and Partial 2 area must be separated by at least one line. If the areas overlap, only the Partial 1 settings are valid, and partial display is not performed for the Partial 2 area.
- 3. When setting the partial display areas, be sure to observe the following relationship.  $"00H" \le R20 \; (R21)$   $R22 \; (R23) \le "AFH"$

The following sequence is recommended to avoid display malfunction when switching from normal display mode to partial display mode and vice versa.

48


## (1) Recommended sequence for switching from normal display mode to partial display mode



**Notes 1.** <2> to <5> can be executed in any order.


2. <6> must be executed after <4> and <5> have been set.

#### (2) Recommended sequence for switching from partial display mode to normal display mode



**Note** <2> to <3> can be executed in any order.

# (3) Recommended sequence for switching from partial display mode to partial display mode (switching the partial display area)



Notes 1. <2> to <4> can be executed in any order.

- 2. Execute <2> only when necessary.
- 3. <5> must be executed after <3> and <4> have been set.



## (4) Partial display setting examples

## Setting A-1

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	00H	Sets Y address 00H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

## Setting A-2

Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	58H	Sets Y address 58H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines


## Setting A-3


Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	84H	Sets Y address 84H
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines


## Setting A-4


Register	Setting Value	Details of Setting Value
Partial display area start line register (R20, R21)	2CH	Sets Y address 2CH
Partial display area line count register (R22, R23)	58H	Sets an area of 88 lines

Figure 5–28. Partial Display Setting Examples









#### 5.11 Screen Scroll

The  $\mu$  PD161622 has a screen scroll function. Any area of the screen can be scrolled by using the scroll area start line register (R15), scroll area line count register (R16), and scroll step count register (R17) to set the Y address of the top line of the area to be scrolled, the count of lines of the area to be scrolled, and the scroll step number, respectively.

Note that in partial mode, the screen scroll function is disabled.

Table 5-15. Scroll Area Start Line Register (R15)

SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0	Start Line Y Address
0	0	0	0	0	0	0 0 0		00H
0	0	0	0	0	0	0	1	01H
0	0	0	0	0	0	1	0	02H
0	0	0	0	0 0 1 1		03H		
				$\downarrow$				$\downarrow$
1	0	1	0	1	1	0	1	ADH
1	0	1	0	1	1 1 1		0	AEH
1	0	1	0	1	1	1	1	AFH

Table 5-16. Scroll Area Line Count Register (R16)


SAW7	SAW6	SAW5	SAW4	SAW3	SAW3 SAW2 SAW1 SAW0 Scroll Area Line Numb				
0	0	0	0	0	0	0	0	1	
0	0	0	0	0	0	0	1	2	
0	0	0	0	0	0	1	0	3	
0	0	0	0	0	0	1	1	4	
				$\downarrow$				$\downarrow$	
1	0	1	0	1	1	0	1	174	
1	0	1	0	1	1	1	0	175	
1	0	1	0	1	1	1	1	176	

Table 5-17. Scroll Step Count Register (R17)

SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0	Scroll Step Number
0	0	0	0	0	0 (no scroll)			
0	0	0	0	0	0	0	1	1
0	0	0	0	0	0	1	0	2
0	0	0	0	0	0	1	1	3
				$\downarrow$				<b>↓</b>
1	0	1	0	1	1	0	1	173
1	0	1	0	1	1	1	0	174
1	0	1	0	1	1	1	1	175

Scrolling must be set using the following sequence.

#### (1) Recommended scroll sequence



**Notes 1.** <1> to <2> can be executed in any order.

2. <3> must be executed after <1> and <2> have been set.

Remark Set SSTn to 00H to disable the scroll operation. No particular sequence is required for this.

Cautions 1. If the sum of the values of SSLn and SAWn is 176 (AFH) or over, it is invalid (no scroll operation).

2. Set the step number SSTn so that it does not exceed the line number SAWn. If a value exceeding SAWn is set, it will be invalid (no scroll operation).

Data Sheet S15649EJ2V0DS

53



## (2) Scroll setting examples

# Setting A-1

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	AFH	Sets an area of 176 lines

## Setting A-2

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	00H	Sets Y address 00H
Scroll area line count register (R16)	57H	Sets an area of 88 lines

## Setting A-3

Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	58H	Sets Y address 58H
Scroll area line count register (R16)	57H	Sets an area of 88 lines


## Setting A-4


54


Register	Setting Value	Details of Setting Value
Scroll area start line register (R15)	2CH	Sets Y address 2CH
Scroll area line count register (R16)	57H	Sets an area of 88 lines


μPD161622

Figure 5-29. Display Scroll Setting Examples












#### (3) Scroll setting flowchart example







Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.


Data Sheet S15649EJ2V0DS

58


## (4) Scroll function example

Scroll area start line register (R15): 2CH Scroll area line count register (R16): 58H


# (a) Scroll step count register setting (R17): 00H




## (b) Scroll step count register setting (R17): 01H



## (c) Scroll step count register setting (R17): 02H



## (d) Scroll step count register setting (R17): 57H



#### 5.12 Stand-by

The  $\mu$  PD161622 has a stand-by function. Input of a stand-by command is acknowledged when the STBY bit of the control register 1 (R0) is set to 1.

When the stand-by command has been input, the  $\mu$  PD161622 is forcibly placed in the Vss display status, and scans the frame being display to the end. When scanning is complete, all gate outputs are turned on, the charge of the pixel on the TFT panel is decreased to 0, and the output stage amplifier and internal oscillator are stopped.

The stand-by function is valid for only the source driver IC; the gate IC ( $\mu$  PD161640) and power IC ( $\mu$  PD161660) connected to the  $\mu$  PD161622 are not controlled by this function.


After executing the stand-by command, therefore, execute commands that turn off the regulator for the gate IC and power IC an turn off the DC/DC converter.


When the stand-by status is released, turn on the DC/DC converter and the regulator of the gate IC and power IC, and then issue an ordinary operation command (STBY = 0), in the reverse order to which the stand-by command was input.

Data Sheet S15649EJ2V0DS

61

#### (1) Stand-by sequence







Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.



#### (2) Stand-by release sequence





Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

μPD161622



#### 5.13 8-Color Dispaly Mode

The  $\mu$  PD161622 contains an 8-color display function for low-power-consumption driving. The mode can be switched to 8-color display mode by setting COLOR in control register 1 (R0) to 1.

As shown in the figure below, in 8-color display mode, the  $\mu$  PD161622 controls ON/OFF of each dot using the MSB of each dot data in the display RAM. It is therefore necessary to overwrite the display RAM data in accordance with the screen of each mode when changing from 65,000-color display mode to 8-color mode, and vice versa.

In 8-color display mode, each source output is connected by switching the top and bottom grayscale voltages to enable direct driving of the TFT panel, which results in low power consumption.


Figure 5-30.


D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Valid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid	Invalid	Valid	Invalid	Invalid	Invalid	Invalid
	Dot 1 Dot 2											Dot 3			
	1 pixel (= 1 x address)														

Data Sheet S15649EJ2V0DS

66


#### (1) 8-color display mode setting sequence example






Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.

#### (2) Returning to 65,000-color display mode sequence






Caution This sequence is shown only for the purpose of illustrating the command sequence, and is not meant for use in mass-production design.





#### 5.14 Power ON/OFF


An example of the standard power ON/OFF sequence in a chipset for driving a TFT-LCD panel that uses  $\mu$ PD61622 is shown below. Note that this sequence diffes depending on the chipset configuration and TFT-LCD panel used.


### (1) Power ON sequence













Caution This sequence is shown only for the purpose of illustrating the sequence from power application to display ON, and is not meant for use in mass production design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module



## (2) Power OFF sequence





Caution This sequence is shown only for the purpose of illustrating the sequence up to when the power is turned off, and is not meant for use in mass-prodution design. Note also that this sequence differs depending on the configuration of the chipset and TFT-LCD module.



## 6. RESET

If the /RESET input becomes L or the reset command is input, the internal timing generator is initialized. The reset command will also initialize each register to its default value. These default values are listed in the table below.

Register	Rn	/RESET Pin Note1	Reset Command	Default Value
Index register	IR	X	0	00H
Control register 1	R0	X	0	00H
Control register 2	R1	X	0	00H
Data access control register	R5	X	0	00H
X address register	R6	X	0	00H
Y address register	R7	X	0	00H
MIN. · X address register	R8	X	0	00H
MAX. ·X address register	R9	Х	0	00H
MIN. ·Y address register	R10	Х	0	00H
MIN. · Y address register	R11	Х	0	00H
Display memory register Note2	R12	Х	Х	_
Scroll area start line register	R15	X	0	00H
Scroll area line count register	R16	X	0	00H
Scroll step count register	R17	X	0	00H
Partial off area color register	R19	X	0	00H
Partial 1 display area start line register	R20	X	0	00H
Partial 2 display area start line register	R21	X	0	00H
Partial 1 display area line count register	R22	X	0	00H
Partial 2 display area line count register	R23	X	0	00H
Power supply control register 1	R25	X	0	00H
Power supply control register 2	R26	X	0	00H
VCOM output center value setting register	R29	X	0	00H
Output stage capacity setting register	R30	X	0	00H
$\gamma$ reference-voltage generator capacity setting register	R31	Х	0	00H
$\gamma$ contrast value setting register 1	R36	X	0	00H
γ-contrast value setting register 2	R37	X	0	00H
γ-contrast value setting register 3	R38	Х	0	00H
γ-contrast value setting register 4	R39	X	0	00H
Pre-charge direction setting data register	R40	X	0	00H
γ-correction input disconnect register	R42	X	0	00H
Calibration register Note 3	R45	X	0	00H
Pre-charge period supplement pulse setting register	R46	Х	0	06H
Output port register	R49	Х	0	00H
Input port register	R50	Х	0	00H
Interface operating voltage setting register	R114	X	0	00H
Internal logic operating voltage setting register	R115	Х	0	00H
Test mode		X	0	00H

Remark O: Default value set, X: Default value not set

78

- **Notes 1.** The internal counters are initialized only by a reset from the /RESET pin. Be sure to perform reset via the /RESET pin at power application.
  - 2. The contents of RAM are saved in the case of both reset by /RESET pin and reset by reset command. Note that the RAM contents are undifined. immediately after the power is turned on.
  - 3. The following value is set as the calibration setting time, t<sub>cal</sub>, in a reset by reset command. t<sub>cal</sub> = 1/f<sub>osc</sub> x 37



## 7. COMMAND

The  $\mu$ PD161622 identifies data bus signals by a combination of the RS, /RD (E), and /WR (R,/W) signals. It interprets and executes commands only in accordance with the internal timing, without being dependent upon the external clock. Therefore, the processing speed is extremely high and, usually, no busy check is necessary.

An i80 system CPU interface inputs a low pulse to the /RD pin when it reads data to issue a command. It inputs a low pulse to the /WR pin when it writes data.

Data can be read from an M68 system CPU interface if a high-pulse signal is input to the R,/W pin, and written if a low-pulse signal is input to the R,/W pin. A command is executed if a high-pulse signal is input to the E pin in this status. Therefore, in the explanation of the commands and display commands after **7.2 Control Register 1 (R0)** and the sections that follow, the M68 system CPU interface uses H, instead of /RD (E), when reading status or display data. This is how it differs from the i80 system CPU interface.

The commands of the  $\mu$ PD161622 are explained below, taking an i80 system CPU interface as an example. When the serial interface is used, sequentially input data to the  $\mu$ PD161622, starting from D<sub>7</sub>.

The data bus length to input commands is as follows:

- Commands other than those that manipulate the display memory register (R12) are input in one byte unit, regardless of the value of BMD (control register 2 (R1), bus length setting).
- The commands that manipulate the display memory register (R12) are input in 1-byte units when BMD = 1, or in 2-byte units when BMD = 0.

## (1) Commands other than those that manipulate display memory register (R12)

## BMD = 1 (8-bit data bus)

Pin	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DATA	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

## BMD = 0 (16-bit data bus)

Pin	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D₃	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DATA	Note	Note	Note	Note	Note	Note	Note	Note	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>

Note 0 or 1

## (2) Display Memory Register (R12)

## BMD = 1 (8-bit data bus)

Pin	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DATA	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	Do

## BMD = 0 (16-bit data bus)

Pin	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Дз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
DATA	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	Dз	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>



## 7.1 Command List

			Ir	nde	x F	eai	ster								Data I	Bits			
CS	RS	6	5	4	3	2		_	Rn	Register Name	R/W	7	6	5	4	3	2	1	0
1																			
0	0					┺	_		IR	Index register	W	IR7	IR6	IR5	IR4	IR3	IR2	IR1	IR0
0	1	0	0	0	0	0	0	1	R0 R1	Control register 1 Control register 2	R/W R/W	DISP1	DISP0	ADC VSEL	DTY GSEL	STBY	COLOR	LPM	GSM
0	1	0	0	0	0	0	1	_	R2	Control register 2	In/VV			VSEL	GSEL			LIS	IIVV
0	1	0	0	0	0	0	1	1	R3	Reset register	W								CRES
0	1	0	0	0	0	1	0	1	R4 R5	Data access control or violen	DAM	DIAD	DOTE		14/AC		INIO	VDID	VDID
0	1	0	0	0	0	1	1	0	R6	Data access control register  X address register	R/W R/W	BMD XA7	BSTR XA6	XA5	WAS XA4	XA3	INC XA2	XDIR XA1	YDIR XA0
0	1	0	0	0	0	1	1		R7	Y address register	R/W	YA7	YA6	YA5	YA4	YA3	YA2	YA1	YA0
0	1	0	0	0	1	0	0	0	R8	MIN. X address register	R/W	XMIN7	XMIN6	XMIN5	XMIN4	XMIN3	XMIN2	XMIN1	XMIN0
0	1	0	0	0	1	0	1	0	R9 R10	MAX. · X address register MIN. · Y address register	R/W R/W	XMAX7 YMIN7	XMAX6 YMIN6	XMAX5 YMIN5	XMAX4 YMIN4	XMAX3 YMIN3	XMAX2 YMIN2	XMAX1 YMIN1	XMAX0 YMIN0
0	1	0	0	0	1	6	1	1	R11	MAX. Y address register	R/W	YMAX7	YMAX6	YMAX5	YMAX4	YMAX3	YMAX2	YMAX1	YMAX0
0	1	0	0	0	1	1	0	0	R12	Display memory register	W	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D4	Dз	D <sub>2</sub>	D <sub>1</sub>	Do
0	1	0	0	0	1	1	0	1	R13										
0	1	0	0	0	1	1	1	1	R14 R15	Scroll area start line register	R/W	SSL7	SSL6	SSL5	SSL4	SSL3	SSL2	SSL1	SSL0
0	1	0	0	1	0	6	6	_	R16	Scroll area line count register	R/W	SAW7	SAW6	SAW5	SAW4	SAW3	SAW2	SAW1	SAW0
0	1	0	0	1	0	0	0	1	R17	Scroll step count register	R/W	SST7	SST6	SST5	SST4	SST3	SST2	SST1	SST0
0	1	0	0	1	0	0	1	_	R18	D. C. L. W								20.	
0	1	0	0	1	0	1	0	0	R19	Partial off area color register Partial 1 display area start line register	R/W R/W	P1SL7	P1SL6	P1SL5	P1SL4	P1SL3	PGR P1SL2	PGG P1SL1	PGB P1SL0
0	1	0	0	1	0	1	0	1	R20 R21	Partial 2 display area start line register	R/W	P2SL7	_	P2SL5	P2SL4	P2SL3	P2SL2	P2SL1	P2SL0
0	1	0	0	1	0	1	1	0	R22	Partial 1 display area line count register	R/W	P1AW7		P1AW5	P1AW4		P1AW2	P1AW1	P1AW0
0	1	0	0	1	0	1	1	1	R23	Partial 2 display area line count register	R/W	P2AW7	P2AW6	P2AW5	P2AW4	P2AW3	P2AW2	P2AW1	P2AW0
0	1	0	0	1	1	0	0	0	R24	D	D.044		2000						
0	1	0	0	1	1	0	1	0	R25 R26	Power supply control register 1 Power supply control register 2	R/W R/W	-	BGRS	VCE	VCD2	PVCOM	RGONG	RGONP VCD12	
0	1	0	0	1	1	0	1	1	R27	Tower supply control register 2	10,00							VODIZ	10011
0	1	0	0	1	1	1	0	0	R28										
0	1	0	0	1	1	1	0	1	R29	VCOM output center value setting register	R/W	EV7	EV6	EV5	EV4	EV3	EV2	EV1	EV0
0	1	0	0	1	1	1	1	1	R30 R31	Output stage capacity setting register γ-reference-voltage generator setting register	R/W R/W	BPL WHP	CI2 WI2	CI1 WI1	CI0 WI0	VCOMC BHP	SF2 BI2	SF1 BI1	SF0 BI0
0	1	0	1	0	0	6	6	0	R32	7-releferice-voltage generator setting register	1000	VVIII	VVIZ	VVII	VVIO	DITE	DIZ	DII	DIO
0	1	0	1	0	0	0	0		R33										
0	1	0	1	0	0	0	1	_	R34										
0	1	0	1	0	0	1	0	0	R35 R36	γ-contrast value setting register 1	R/W	GPH7	GPH6	GPH5	GPH4	CDU2	GPH2	GPH1	GPH0
0	1	0	1	0	0	1	0	1	R37	γ-contrast value setting register 2	R/W	GNH7		GNH5				GNH1	
0	1	0	1	0	0	1	1	0	R38	γ-contrast value setting register 3	R/W	GPL7	GPL6	GPL5	GPL4	GPL3	GPL2	GPL1	GPL0
0	1	0	1	0	0	1	1	1	R39	γ-contrast value setting register 4	R/W	GNL7	GNL6	GNL5	GNL4	GNL3	GNL2	GNL1	GNL0
0	1	0	1	0	1	0	0	1	R40	Pre-charge direction setting data register	R/W	RDTP3	RDTP2	RDTP1	RDTP0	RDTN3	RDTN2	RDTN1	RDTN0
0	1	0	1	0	1	0	1	0	R41 R42	γ-correction input disconnect register	R/W								GHSW
0	1	0	1	0	1	0	1	1	R43										
0	1	0	1	0	1	1	0	0	R44	O differential and in the control of									
0	1	0	1	0	1	1	1	0	R45 R46	Calibration register Pre-charge period supplement pulse setting register	R/W R/W	-	DI IME	PI IMS	PLIM4	DI IWo	PI IMo	PI IM1	OC PLIM0
0	1	0	1	0	1	1	1	1	R46	The sharge period supplement pulse setting register	17/7/		L LINIO	LIIVIS	C LIIVI4	LINIS	LIIVIZ	LIIVII	LIVIO
0	1	0	1	1	0	0	0	0	R48										
0	1	0	1	1	0	0	0		R49	Output port register	R/W	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	1	0	1	1	0	0	1	1	R50 R51	Input port register	R					IP3	IP2	IP1	IP0
0	1	0	1	1	0	1	+-	-	R52										
0	1	0	1	1	0	1	0	_	R53										
0	1	0	1	1	0	1	1		R54										
0	1	0	1	1	1	0	1	_	R55										
0	1	0	1	1	1	0	0		R56 R57										
0	1	0	1	1	1	0			R58										
0	1	0	1	1	1	0			R59										
0	1	0	1	1	1	1	0		R60										
0	1	0	1	1	1	1	1		R61 R62										
0	1	0	1	1	1	1	1	_	R63										
0	1	0	1	0	1	1	0	-	R114	Interface operating voltage setting register	R/W							RTSC1	RTSC0
			1	0			1	0			R/W								

**Remark** : These registers cannot be used.

80

Cautions 1. If a write-only register is read, invalid data will be output.

2. A low level is output when an unused register is read.



# 7.2 Command Explanation

(1/9)

Resistor	Bit	Symbol	Function
R0	D <sub>7</sub>	DISP1	This command performs the same output as when all data is 1, independently of the internal RAM data (white display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 1.
			DISP1 takes precedence over DISP0. When DISP1 = H, DISP0 = H is ignored.
	D <sub>6</sub>	DISP0	This command performs the same output as when all data is 0, independently of the internal
			RAM data (black display in the case of normally white).
			This command is executed, after it has been transferred, when the next line is output.
			0: Normal operation
			1: Ignores data of RAM and outputs all data as 0.
	D <sub>5</sub>	ADC	Column address direction
			This command can be used to select the direction of source driver output. For more detail, refer
			to 5.2.3 Column address circuit
	D <sub>4</sub>	DTY	This pin selects the partial function.
			When partial display mode is selected, partial off area color is displayed by setting partial off area
			color register (R19).
			The power consumption cannot be reduced with the partial function. To reduce the power
			consumption, select the 8-color mode.
			This command is executed following transfer from the time the next line data is output.
			0: Normal display mode
	D.	CTDV	1: Partial display mode
	D <sub>3</sub>	STBY	This bit selects the stand-by function. When the stand-by function is selected, a display OFF
			operation is executed and the amplifiers at each output stage and the operation of internal oscillation circuit are stopped.
			However, stand-by control cannot be performed for the gate IC ( $\mu$ PD161640) connected to
			$\mu$ PD161622 and the power-supply IC ( $\mu$ PD161660). Therefore, after executing the stand-by
			function using this bit, set both the regulator for the gate IC and power-supply IC to off and set
			the DC/DC converter to OFF. For the sequence, refer to the preliminary product information
			machine of the $\mu$ PD161660.
			Note that when releasing stand-by, perform the opposite operation, i.e., after setting the DC/DC
			converter to ON and setting the regulators of the gate IC and power-supply IC to ON, execute
			the normal operation command.
			0: Normal operation
			1: Stand-by function
			(display read off from RAM, stop both OSC and VCOM, display OFF = entire data is output as 1)
	D <sub>2</sub>	COLOR	This pin switches the 65,000-color mode and the 8-color mode. When the 8-color mode is
			selected, low power supply can be selected in order to stop the amplifier at each output stage.
			In the 8-color mode, the value of the MSB of the internal RAM data is used as the color data.
			This command is executed following transfer from the time the next line data is output.
1			0: 65,000-color mode (16 bits/pixels)
		1	1: 8-color mode (3 bits/pixels)

(2/9)

Resistor	Bit	Symbol	Function (2/9
R0	D <sub>1</sub>	LPM	This bit is used when setting the gate IC ( $\mu$ PD161640) and power-supply IC ( $\mu$ PD161660) to the low-power mode. When the low-power mode is selected, the LPMG pin and the LPMP pin signals change from low to high (output changes immediately following command execution.). The LPMG pin must be connected to the LPM pin of the gate IC, and the LPMP pin must be connected to the LPM pin of the power-supply IC.  0: Normal  1: Low power mode
	D <sub>0</sub>	GSM	Sets output of the gate scanning signal during partial display.  When 1 is selected, gate scanning of the line set in the partial non-display area is stopped.  0: Normal mode  1: Stops gate scanning in partial non-display area
R1	D₅	VSEL	Sets the potential of the pre-charge output of the LCD driver.  The maximum/minimum output potential of the pre-charge output is:  0: Power supply voltage (outputs Vs and Vss)  1: Maximum output level of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL)  IF VSEL = 0, Vs or Vss is automatically output as the pre-charge output.
	D4	GSEL	Sets the maximum/minimum output voltage of the γ-correction resistor.  If the internal γ-output adjustment circuit is selected, the maximum/minimum output potential of the γ-correction resistor is:  0: Supply voltage (outputs Vs and Vss).  1: Voltage of internal γ-output adjustment circuit (uses VPH, VNH, VPL, VNL) 8-color mode (3 bits/pixels)
	D <sub>1</sub>	LTS	Selects set time of calibration.  The calibration function adjusts the frame frequency by setting time of one line. This command can select the set time of a line from the following:  0: 1 line time = t <sub>cal</sub> 1: 1 line time = t <sub>cal</sub> x 2  (t <sub>cal</sub> : Calibration set time1 = 1 ÷ Frame frequency ÷ Number of displayed lines)
	Do	INV	This bit selects between the line inversion function and the frame inversion function.  The mode selected by this command is executed from the start of the next scan after the gate scan in progress when this command was executed has completed 176 lines. When the reset command is input, the INV register is initialized. 0: Line inversion with same line.  0: Line inversion  1: Frame inversion
R3	D <sub>0</sub>	CRES	Command reset function. Be sure to execute this bit after power ON.  Command reset automatically clears this bit following execution (CRES = 01H). Therefore, it is not necessary to set 0 (select normal operation) again by software. Moreover, since the time required for the value of this bit to change (1 → 0) following command reset execution is extremely short, it is not necessary to secure time until the next command is set following command reset setting.  0: Normal operation  1: Command reset

(3/9)

Resistor	Bit	Symbol	Function
R5	D <sub>7</sub>	BMD	Sets the bus width when the parallel interface is used.
			0: 16-bit data bus
			1: 8-bit data bus
			This command is invalid when the serial interface is used.
	D <sub>6</sub>	BSTR	Sets the write mode for writing data to the display RAM.
			If the high-speed RAM write mode is selected, data is written to the display RAM in 64-bit units
			inside the $\mu$ PD161622. When selecting the high-speed RAM write mode, be sure to write data
			to the display RAM in 64-bit units.
			0: Normal write mode (16-bit access)
			1: High-speed RAM write mode (64-bit access)
	D <sub>4</sub>	WAS	Window access mode setting
			When the window access mode is set, the address is incremented/decremented only in the
			range set by the MIN. ·X address setting register (R8), MAX. ·X address setting register (R9),
			MIN. ·Y address setting register (R10), and MAX. ·Y address setting register (R11).
			0: Normal operation
			1: Window access mode
	D <sub>2</sub>	INC	Selects the direction in which the display RAM address is to be incremented/decremented.
			Whether the X address and Y address are incremented or decremented is specified by XDIR
			(R5: D <sub>1</sub> ) and YDIR (R5: D <sub>0</sub> ), respectively.
			0: Access in X address direction
			1: Access in Y address direction
	D <sub>1</sub>	XDIR	Specifies whether the display RAM address is incremented or decremented in the X address
			direction.
			0: Increments X address
	_		1: Decrements X address
	D <sub>0</sub>	YDIR	Specifies whether the display RAM address is incremented or decremented in the Y address
			direction.
			0: X address increment 1: X address decrement
R6	D <sub>7</sub> to D <sub>0</sub>	XAn	This register sets the X address of the display RAM.
NO	וט טויט ויט	AAII	Set a value between 00H and 83H.
R7	D <sub>7</sub> to D <sub>0</sub>	YAn	This register sets the Y address of the display RAM.
N/	וט טויט ויט	IAII	Set a value between 00H and AFH.
R8	D <sub>7</sub> to D <sub>0</sub>	XMINn	Sets the minimum value of the X address in the window access mode.
NO	D7 10 D0	XIVIIIVII	The X address is incremented up to the maximum value set by the MAX. ·X address register
			(R9), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 00H to 82H.
R9	D <sub>7</sub> to D <sub>0</sub>	XMAXn	Sets the maximum value of the X address in the window access mode.
110	D7 10 D0	7dVII VAT	The X address is incremented up to the maximum value set by the MIN. ·X address register
			(R8), and then initialized to the address value set by this command. (R5: XDIR = 0)
			Set a value between 01H to 83H.
R10	D <sub>7</sub> to D <sub>0</sub>	YMINn	Sets the minimum value of the T address in the window access mode.
	D, 10 D	I IVIII VIII	The Y address is incremented up to the maximum value set by the MAX. ·Y address register
			(R11), and then initialized to the address value set by this command.
			(R5: YDIR = 0)
			Set a value between 00H to AEH.
	<u> </u>	1	Cot a value between our to / Err.

Resistor	Bit	Symbol	Function
R11	D <sub>7</sub> to D <sub>0</sub>	YMAXn	Sets the maximum value of the Y address in the window access mode.  The Y address is incremented up to the address value set by this command, and then initialized to the minimum address value set by the MIN. Y address register (R10) (R5: YDIR = 0)  Set a value between 01H to AFH.
R12	D7 to D0	Dn	These bits are used for reading/writing data from/to display memory (internal RAM).
R15	D <sub>7</sub> to D <sub>0</sub>	SSLn	Scroll area start line register (00H to AFH) When the screen is scrolled, the screen of the number of lines set by the scroll area line count register (R16) is scrolled up by the number of steps set by the scroll step count register (R17), starting from the line set by this command.
R16	D <sub>7</sub> to D <sub>0</sub>	SAWn	Scroll area line count register (00H to AFH)  When the screen is scrolled, the screen of the number of lines set by this command is scrolled up by the number of steps set by the scroll step count register (R17), starting from the line set by the scroll area start line register (R15)
R17	D <sub>7</sub> to D <sub>0</sub>	SSTn	Scroll step count register (00H to AFH)  When the screen is scrolled, the screen of the number of lines set by the scroll area line count register (R16) and the scroll step count register (R17) is scrolled up by the number of steps set by this command.  Note that because this command is invalid in the partial display mode, the scroll function cannot be used.
R19	D <sub>2</sub>	PGR	Partial off area color register  Sets the color of the screen other than the partial display area during partial display (R0: DTY
	D <sub>1</sub>	PGG	= 1). One of eight colors can be selected (RGB: 1 bit each) as the off color.  The relationship between each color data and the bits of this register is as follows. This relationship is not dependent upon the value of ADC.
	D <sub>0</sub>	PGB	PGR: R OFF= 0, ON = 1 PGG: G OFF= 0, ON = 1 PGB: B OFF= 0, ON = 1
R20	D7 to D0	P1SLn	Partial 1 display area start line register (00H to AFH)  During partial display (R0: DTY = 1), the area starting from the line set by this command and ending as set by the partial 1 display area line count register (R22) is the partial 1 display area.
R21	D7 to D0	P2SLn	Partial 2 display area start line register (00H to AFH)  During partial display (R0: DTY = 1), the area starting from the line set by this command and ending as set by the partial 2 display area line count register (R23) is the partial 2 display area.
R22	D <sub>7</sub> to D <sub>0</sub>	P1AWn	Partial 1 display area line count register (00H to AFH)  An area starting from the line set by the partial 1 display area start register (R20) and ending as set by this command is the partial 1 display area.  If this register is 0, the values of the partial 2 display area start line register (R29) and the partial 2 display area line count register (R31) are not valid.
R23	D <sub>7</sub> to D <sub>0</sub>	P2AWn	Partial 2 display area line count register (00H to AFH)  An area starting from the line set by the partial 2 display area start register (R21) and ending as set by this command is the partial 2 display area.  If the partial 1 display area line count register is 0, the values of the partial 2 display area start line register (R21) and partial 2 display area line count register (R23) are not valid.

(5/9)

Resistor	Bit	Symbol	Function
R25	D <sub>6</sub>	BGRS	This pin selects whether to use the internal power supply or an external power supply (input
1,720		1001.00	from the BRGIN pin) for generation the common center voltage output from the VCOM pin.
			0: The internal power-supply is selected as the VCOM power supply
			1: Input from the external power-supply BGRIN is selected as the VCOM power supply
	D <sub>5</sub>	VCE	Selects the Vo output level of the power-supply IC ( $\mu$ PD161660).
	D <sub>0</sub>	VOL	The VCE pin of the $\mu$ PD161622 and the VCE pin of the power-supply IC must be connected.
			<ul> <li>0: The Vo high-level booster voltage level is V<sub>DD1</sub> minus 1 level</li> </ul>
			1: The Vo high-level booster voltage level is the same level as V <sub>DD1</sub>
	D <sub>4</sub>	VCD2	Selects the V <sub>DD2</sub> output level of the power-supply IC ( $\mu$ PD161660).
	D4	VCDZ	The V <sub>CD2</sub> pin of the $\mu$ PD161622 and the V <sub>CD2</sub> pin of the power-supply IC must be connected.
			0: $V_{DD2} = V_{DC} \times 2$
			1: VDD2 = VDC × 3
		DVCOM	
	Dз	PVCOM	Sets the pre-charge time of a 1-line output period.
			0: VBGR (3.0 V TYP.)
	_	DOONO	1: Vs
	D <sub>2</sub>	RGONG	Switches the internal regulator of the gate IC ( $\mu$ PD161640) ON/OFF.
			When OFF is selected, a low level is output from the RGONG pin, and when ON is selected, a
			high level is output from the RGONG pin.
			The RGONG pin of the $\mu$ PD161622 and the RGON pin of the gate IC must be connected.
			0: Regulators of gate driver (V <sub>B</sub> ) are OFF
			1: Regulators of gate driver (V <sub>B</sub> ) are ON
	D <sub>1</sub>	RGONP	Switches the internal DC/DC converter of the power-supply IC (μ PD161660) ON/OFF.
			When OFF is selected, a low level is output from the RGONP pin, and when ON is selected, a
			high level is output from the RGONP pin.
			The RGONP pin of the $\mu$ PD161622 and the RGON pin of the power-supply IC must be
			connected.
			0: Regulators of power-supply IC (V <sub>T</sub> , V <sub>S</sub> ) are OFF
			1: Regulators of power-supply IC (V <sub>T</sub> , V <sub>S</sub> ) are ON
	D <sub>0</sub>	DCON	Switches the internal DC/DC converter of the power-supply IC ( $\mu$ PD161660) ON/OFF.
			When OFF is selected, a low level is output from the DCON pin, and when ON is selected, a
			high level is output from the DCON pin.
			The DCON pin of this IC and the DCON pin of the power-supply IC must be connected.
			0: DC/DC converter is OFF
			1: DC/DC converter is ON
R26	D <sub>1</sub>	V <sub>CD12</sub>	Performs booster control for the DC/DC converter in the power-supply IC ( $\mu$ PD161660)
			The data set with this bit is output from the VcD11 pin and the VcD12 pin.
			The V <sub>CD11</sub> pin and V <sub>CD12</sub> pin of $\mu$ PD161622 must be connected to the V <sub>CD11</sub> pin and the V <sub>CD12</sub>
			pin of the power-supply IC.
	D <sub>0</sub>	V <sub>CD11</sub>	$V_{CD12}$ , $V_{CD11} = 0$ , 0: $V_{DD1} = V_{DC} \times 4$
			$= 0, 1: V_{DD1} = V_{DC} \times 5$
			= 1, 0: $V_{DD1} = V_{DC} \times 6$
			$= 1, 1: V_{DD1} = V_{DC} \times 7$

(6/9)

Resistor	Bit	Symbol				Function						
R29	D7 to D0	EVn	Sets the D/A	converter of	circuit use	d to adjust the voltage of the reference voltage generator						
			circuit (VBGR)	) input to th	ne voltage	regulator that sets the center value of the panel common driv						
			output. The D	A converte	er divides	the constant voltage generated by the reference voltage						
			generator (VB	GR) by 25	6, and one	e level can be selected between VBGR and Vss by setting this						
			command.	, ,		, c						
			For more deta	ail, refer to	5.5 Comr	non Adjustment Circuit and 5.8 D/A Converter Circuit.						
R30	D <sub>7</sub>	BPL	Switched the	capacity of	the y-corr	ection circuit reference voltage generation amplifiers on the						
			side not being	used (VP	H, VPL, VI	NH, VNL) to the minimum value based on the polarity inversion						
			timing in order to reduce the current consumption.									
			Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.									
			0: Normal									
		1: Reference voltage generation amplifier capacity switch drive										
	D <sub>6</sub> to D <sub>4</sub>	Cln				er for setting the panel's COMMON drive waveform center						
			value (VCOM)									
						fter sufficient evaluation with the actual TFT panel to be used						
			CI2	CI1	CI0	VCOM Center Value Setting Amplifier Bias Current Value						
			0	0	0	0.20 μΑ						
			0	0	1	0.50 μΑ						
			0	1	0	0.10 μΑ						
			0	1	1	0.05 µA						
			1	0	1	1.00 μA 1.50 μA						
			1	1	0	2.00 µA						
			1	1	1	3.00 µA						
	D <sub>3</sub>	VCOMC	Selects whether to use the amplifier for setting the panel's COMMON drive waveform center									
			value (VCOM) or not.									
					ed under d	onditions such as when an external COMMON drive circuit is						
			being used.									
			0: VCOM amp	olifier opera	ating							
			1: VCOM amp		-							
	D <sub>2</sub> to D <sub>0</sub>	SFn				put (S <sub>1</sub> to S <sub>396</sub> ), as shown in the table below.						
		0				r sufficient evaluation with the actual TFT panel to be used.						
				output ou	paony and	- cameron oralization man and action in a parising action						
			SF2	SF1	SF0	Source Output Bias Current Value						
			0	0	0	0.20 μA						
			0	0	1	0.15 μA						
			0	1	0	0.25 µA						
			0	1	1	0.10 µA						
			1	0	0	0.20 µA						
			1	0	1	0.30 μA 0.40 μA						
			1	1	1	0.40 µA 0.05 µA						
	]		<del>- '</del>	<u> </u>		0.00 μι τ						

Data Sheet S15649EJ2V0DS

86

(7/9)

Register	Bit	Symbol	(7/9) Function						
R31	D <sub>7</sub>	WHP	Sets the output mode of the reference voltage generator amplifier for setting the white level of						
RSI	D7	WHP	the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below.  Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.						
			0: Normal mode						
			High-power mode (output stage capacity: twice that of normal mode)						
	D <sub>6</sub> to D <sub>4</sub>	WIn	Sets the output bias current of the reference voltage generator amplifier for setting the white leve of the positive-polarity and negative-polarity sides (when VPL and VNL are normally white), as shown below.						
			WI2 WI1 WI0 Amplifier Bias Current						
			0 0 0 0.20 μA						
			0 0 1 0.50 μA						
			0 1 0 0.10 μA						
			0 1 1 0.05 μΑ						
			1 0 0 1.00 μΑ						
			1 0 1 1.50 μA						
			1 1 0 2.00 μΑ						
			1 1 1 3.00 μA						
	D₃	ВНР	Sets the output mode of the reference voltage generator amplifier for setting the black level of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below.  Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.  0: Normal mode  1: High-power mode (output stage capacity: twice that of normal mode)						
	D <sub>2</sub> to D <sub>0</sub>	BIn	Sets the output bias current of the reference voltage generator amplifier for setting the black leve of the positive-polarity and negative-polarity sides (when VPH and VNH are normally white), as shown below.  Determine the amplifier capacity after sufficient evaluation with the actual TFT panel to be used.						
			BI2 BI1 BI0 Amplifier Bias Current						
			0 0 0 0.20 μΑ						
			0 0 1 0.50 μA						
			0 1 0 0.10 μΑ						
			0 1 1 0.05 μΑ						
			1 0 0 1.00 μΑ						
			1 0 1 1.50 μΑ						
			1 1 0 2.00 μΑ						
			1 1 1 3.00 μΑ						
R36	D7 to D0	GPH₁	Sets the voltage value of the black level of positive polarity.  For more det020ail, refer to <b>5.9 Curve Correction Power Supply Circuit</b> .						
R37	D7 to D0	GNH₁	Sets the voltage value of the white level of negative polarity.						
	2. 10 00	J. 11 III	For more detail, refer to 5.9 Curve Correction Power Supply Circuit.						
D30	Da to Da	CDLn							
R38	D <sub>7</sub> to D <sub>0</sub> GPLn Sets the voltage value of the white level of positive polarity.								
	<b>.</b>	01	For more detail, refer to 5.9 pCurve Correction Power Supply Circuit.						
R39	D <sub>7</sub> to D <sub>0</sub>	GNLn	Sets the voltage value of the white level of positive polarity.						
			For more detail, refer to 5.9 pCurve Correction Power Supply Circuit.						

(8/9)

	Register	Bit	Symbol				Functio	n		(6/9)
	R40	D7 to D4	RDTPn	The va	e data value at wh lue set to RDTPn o ), as shown below	corresponds to	_			itive-polarity drive. a DBn (6 bits for each
*						RDTP3	RDTP2	RDTP1	RDTP0	1
					Dot 1 (R)	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	
					Dot 2 (G)	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	]
					Dot 3 (B)	D <sub>4</sub>	D <sub>3</sub>	$D_2$	D <sub>1</sub>	]
		D <sub>3</sub> to D <sub>0</sub>	RDTNn	The va	e data value at wh lue set to RDTNn of f RGB), as shown	corresponds to	•			ative-polarity drive. ta DB₁ (6 bits for
*						RDTN3	RDTN2	RDTN1	RDTN0	
					Dot 1 (R)	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	
					Dot 2 (G)	D <sub>10</sub>	D <sub>9</sub>	D <sub>8</sub>	D <sub>7</sub>	
					Dot 3 (B)	D <sub>4</sub>	D₃	D <sub>2</sub>	D <sub>1</sub>	J
	R45	Do	ос	0: Swit 1: Swit This bi The tin becom 0: Calil	2D161622 internal ch OFF (disconnected) tis used for calibration es the time for 1 lire tration stop pration start	cted)  tion.  start comman		until calibrati	on stop com	nmand execution
	R46	D7 to D0	PLIMn	The nu		in this registe		/fosc) becom	es the pre-c	harge time when one
	R49	D7 to D0	OPn	Output When a	port (OP7 to OP0) after the output por	write t register (R4			_	riting to the to the OP7 to OP0
	R50	D <sub>3</sub> to D <sub>0</sub>	IPn	Input p To read <read <1=""> S</read>	ort (IP3 to IP0) read the IP3 to IP0 inposequence> pecify the input portion to the input portion to the input portion to the input portion in input porti	outs, use the fort	0) from the ir			

(9/9)

Register	Bit	Symbol	Function
R114	D1, D0	RTSCn	Selects the optimum internal circuit operation based on the operating voltage of the interface circuits. The following settings are recommended based on this register.  RTSC1 RTSC0 1 1 1  Caution Always set this register and internal logic operating voltage setting register (R115) to the same value.
R115	D <sub>1</sub> , D <sub>0</sub>	RTSLn	Selects the optimum internal circuit operation based on the operating voltage of the internal logic circuits. The following settings are recommended based on this register.  RTSC1 RTSC0 1 1  Caution Always set this register and interface operating voltage setting register (R114) to the same value.



## 8. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	Ratings	Unit
Power supply voltage	Vs	-0.5 to +6.5	V
Power supply voltage	V <sub>CC1</sub>	-0.5 to +4.0	V
Power supply voltage	V <sub>CC2</sub>	-0.5 to V <sub>CC1</sub> + 0.5	V
Power supply voltage for $\gamma$ -curve correction	V <sub>1</sub> to V <sub>5</sub>	−0.5 to Vs+ 0.5	V
Input voltage	Vı	−0.5 to Vcc₁ + 0.5	V
Input current	lı	±10	mA
Operating ambient temperature	TA	-40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Recommended Operating Conditions (T<sub>A</sub> = -40 to +85°C, V<sub>SS</sub> = 0 V)

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Power supply voltage	Vs	4.3	5.0	5.5	V
	Vcc1	2.5	2.7	3.6	V
	V <sub>CC2</sub>	1.7	1.8	V <sub>CC1</sub>	V
Input voltage	V <sub>I1</sub> Note1	0		V <sub>CC1</sub>	V
	V <sub>12</sub> Note2	0		Vcc2	V

<sup>★</sup> Notes 1. Pins of Vcc1 power-supply system: Touto to Tout15, IPo to IP3, OP0 to OP7, LPMG, LPMP, GOE1, GOE2,

GSTB, GCLK, DCON, RGONP, RGONG, Vcd11, Vcd12, Vcd2, Vce, Rsel,

TSTRTST, TSTVIHL, OSCIN

**2.** Pins of Vcc₂ power-supply system: /CS, /RD(E), /WR(R,/W), D₀ to D₅, D₀(SCL), D७(SI), RS, /RESET, C86, PSX



## Electrical Specifications (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V,


 $V_{CC2} = 1.7 \text{ V to } V_{CC1}, V_S = 4.3 \text{ to } 5.5 \text{ V})$ 

Parameter	Symbol	Condition		Specification	١	Unit
			MIN.	TYP. Note1	MAX.	
High level input voltage	V <sub>IH1</sub>	Vcc1	0.8 Vcc1			V
	V <sub>IH2</sub>	Vcc2	0.8 Vcc2			V
Low level input voltage	V <sub>IL1</sub>	Vcc1			0.2 Vcc1	V
, ,	V <sub>IL2</sub>	V <sub>CC2</sub>			0.2 Vcc2	V
High level output voltage	V <sub>OH1</sub>	$V_{CC1}$ , $I_{OUT} = -100 \ \mu A$	0.9 V <sub>CC1</sub>			V
	V <sub>OH2</sub>	Vcc2, lout = -1 mA	0.8 Vcc2			V
	Vонз	VCOUT1, VCOUT2, Iou $\tau = -100 \mu A$	0.9 Vs			V
Low level output voltage	V <sub>OL1</sub>	Vcc1, Ioυτ = 100 μA			0.1 Vcc1	V
	V <sub>OL2</sub>	Vcc2, lout = 1 mA			0.2 Vcc2	V
	V <sub>OL3</sub>	VCOUT1, VCOUT2, louτ = 100 μA			0.1 Vs	V
VCOM output voltage	Vсомн	Isource = 100 μA	VCOM - 0.3			mV
	Vcoml	Isink = $-100 \mu$ A			VCOM + 0.3	mV
High level input current	I <sub>IH1</sub>	Except Do to D15			1	μA
Low level input current	IIL1	Except Do to D15			-1	μA
High level leakage current	Ішн	Do to D <sub>15</sub>			10	μA
Low level leakage current	ILIL	Do to D <sub>15</sub>			-10	μA
High level driver output current	Іvон	Vx = 3.5 V, V <sub>OUT</sub> = 4.5 V, Vs = 5.0 V Note2	-85			μΑ
Low level driver output current	Ivol	Vx = 1.5 V, Vout = 0.5 V, Vs = 5.0 V Note2			30	μΑ
VCOM common output voltage fluctuation parameter	ΔVсом		-10		10	%
Current consumption	Icc1	V <sub>CC1</sub> (when non-access CPU)		140	240	μΑ
·	Icc2	Vcc2 (when non-access CPU)		0.2	5	μA
	Іѕтву	Vcc1 (stand-by mode)		1	10	μA
	Is	Vs (65,000-color mode) <sup>Note3</sup>		600	1000	μA
		Vs (8-color mode) Note3		45	100	<u>,</u> μΑ
Driver output Current	Іvон	$V_S = 5.0 \text{ V}, V_{OUT} = V_S - 0.1 \text{ V}^{Note2}$		-0.14	-0.07	mA
(pre-charge)	Ivol	$V_S = 5.0 \text{ V}, V_{OUT} = V_S + 0.1 \text{ V}^{Note2}$	0.1	0.25		mA
Output voltage deviation	ΔV01	Vout = 1.3 V to (Vs - 1.3 V) Note2	-20	-	20	mV
. •	ΔV02	Vout = 0.3 to 1.3 $V^{Note2}$ , (Vs - 1.3 V) to (Vs - 0.3 V)	-30		30	mV

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ 

- ★ 2. Vx refers to the output voltage of analog output pins S₁ to S₃₃₆.
  Vout refers to the voltage applied to analog output pins S₁ to S₃₃₆
  - 3. Frame frequency, line inversion mode selection, dot checkerboard input pattern, no load

# Switching characteristics (Unless Otherwise Specified, $T_A = -40$ to $+85^{\circ}$ C, $V_{CC1} = 2.5$ to 3.6 V, $V_{CC2} = 1.7$ V to $V_{CC1}$ , $V_S = 5.0$ V)



	Parameter	Symbol		Condition	MIN.	TYP. Note	MAX.	Unit
	Driver output delay time 1	<b>t</b> PLH1	Vs = 5.0 V,	Vo MAX. –200 mV			40	μs
*	(pre-charge period)	<b>t</b> PHL1	4 k $\Omega$ +27 pF	Vo MIN. +200 mV			70	μs
*	Driver output delay time 2 (driver output period)	t <sub>PLH2</sub>		Pre-charge completed  → goal voltage –200 mV			50	μs
*		tPHL2		Pre-charge completed  → goal voltage +200 mV			60	μs


**Note** TYP. values are reference values when  $T_A = 25$ °C.

Data Sheet S15649EJ2V0DS

92

AC Characteristics (Unless Otherwise Specified, TA = -40 to +85°C, Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 V to Vcc1)

# (a) i80 series CPU interface



When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (normal write mode, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		250			ns
Control low-level pulse width (/WR)	tcclw	/WR	60			ns
Control low-level pulse width (/RD)	tcclr	/RD	140			ns
Control high-level pulse width (/WR)	tсснw	/WR	60			ns
Control high-level pulse width (/RD)	tcchr	/RD	80			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	60			ns
Data hold time	t <sub>DH8</sub>	Do to D <sub>15</sub>	0			ns
/RD access time	t <sub>ACC8</sub>	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			110	ns
Output disable time	tонв	Do to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		100	ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 1.7 to 2.5 V, Vcc₁ ≥ Vcc₂ (normal write mode, R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		333			ns
Control low-level pulse width (/WR)	tcclw	/WR	60			ns
Control low-level pulse width (/RD)	tcclr	/RD	160			ns
Control high-level pulse width (/WR)	tccнw	/WR	100			ns
Control high-level pulse width (/RD)	tcchr	/RD	140			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	60			ns
Data hold time	t <sub>DH8</sub>	Do to D <sub>15</sub>	0			ns
/RD access time	t <sub>ACC8</sub>	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			150	ns
Output disable time	toн8	Do to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		150	ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

94

**Remarks 1.** The input signal's rise/fall times ( $t_r$  and  $t_f$ ) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 2.5 to 3.6 V, Vcc₁ ≥ Vcc₂ (high-speed RAM write mode, valid only for writing data R114 and R115 = 03H)

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	tasa	RS	0			ns
System cycle time	tcyc8		62			ns
Control low-level pulse width (/WR)	tcclw	/WR	35			ns
Control high-level pulse width (/WR)	tccнw	/WR	25			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	25			ns
Data hold time	t <sub>DH8</sub>	Do to D <sub>15</sub>	0			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

**Remarks 1.** The input signal's rise/fall times (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2, (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)


Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time	t <sub>AH8</sub>	RS	0			ns
Address setup time	t <sub>AS8</sub>	RS	0			ns
System cycle time	tcyc8		83			ns
Control low-level pulse width (/WR)	tccLw	/WR	35			ns
Control high-level pulse width (/WR)	<b>t</b> ccнw	/WR	30			ns
Data setup time	t <sub>DS8</sub>	Do to D <sub>15</sub>	30			ns
Data hold time	t <sub>DH8</sub>	Do to D <sub>15</sub>	0			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

**Remarks 1.** The input signal's rise/fall times (t<sub>r</sub> and t<sub>f</sub>) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.

# (b) M68 series CPU interface



When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

Parameter		Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time		t <sub>AH6</sub>	RS	0			ns
Address setup time		t <sub>AS6</sub>	RS	0			ns
System cycle time		tcyc6		250			ns
Data setup time		t <sub>DS6</sub>	Do to D <sub>15</sub>	80			ns
Data hold time		t <sub>DH6</sub>	Do to D <sub>15</sub>	0			ns
Access time		t <sub>ACC6</sub>	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			110	ns
Output disable time		toн6	Do to D <sub>15</sub> , C <sub>L</sub> = 5 pF	10		100	ns
Enable high pulse width	Read	tewhr	Е	140			ns
	Write	tewnw	Е	120			ns
Enable low pulse width	Read	tewlr	Е	80			ns
	Write	tewlw	Е	60			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

Remarks 1. The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLR}$ — $t_{EWHR}$ ) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ — $t_{EWLW}$ — $t_{EWHW}$ ).

**2.** All timing is rated based on 20 to 80% of  $Vcc_2$ .

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 1.7 to 2.5 V, Vcc1 ≥ Vcc2 (normal mode, R114 and R115 = 03H)

Parameter		Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Address hold time		t <sub>AH6</sub>	RS	0			ns
Address setup time		t <sub>AS6</sub>	RS	0			ns
System cycle time		tcyc6		333			ns
Data setup time		t <sub>DS6</sub>	Do to D <sub>15</sub>	100			ns
Data hold time		t <sub>DH6</sub>	Do to D <sub>15</sub>	0			ns
Access time		t <sub>ACC6</sub>	Do to D <sub>15</sub> , C <sub>L</sub> = 100 pF			150	ns
Output disable time		<b>t</b> он6	Do to D15, CL = 5 pF	10		150	ns
Enable high pulse width	Read	tewnr	E	160			ns
	Write	tewnw	E	120			ns
Enable low pulse width	Read	tewlr	E	140			ns
	Write	tewlw	E	100			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

Remarks 1. The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ -tewlr-tewhr) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ -tewlr-tewhr).

2. All timing is rated based on 20 to 80% of Vcc2.

When Vcc1 = 2.5 to 3.6 V, Vcc2 = 2.5 to 3.6 V, Vcc1 ≥ Vcc2 (high-speed RAM write mode, valid only for writing data, R114 and R115 = 03H)

	Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
	Address hold time	t <sub>AH6</sub>	RS	0			ns
	Address setup time	tase	RS	0			ns
	System cycle time	tcyc6		62			ns
*	Data setup time	t <sub>DS6</sub>	Do to D <sub>15</sub>	20			ns
	Data hold time	t <sub>DH6</sub>	Do to D <sub>15</sub>	0			ns
	Enable high pulse width	tewnr	Е	35			ns
	Enable low pulse width	tewlr	Е	20			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

Remarks 1. The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ -tewlr-tewhr) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ -tewlw-tewhw).

2. All timing is rated based on 20 to 80% of  $V_{\text{CC2}}$ .

When Vcc₁ = 2.5 to 3.6 V, Vcc₂ = 1.7 to 2.5 V, Vcc₁ ≥ Vcc₂ (high-speed RAM write mode, valid only for writing data)

	Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
	Address hold time	t <sub>AH6</sub>	RS	0			ns
	Address setup time	t <sub>AS6</sub>	RS	0			ns
	System cycle time	tcyc6		83			ns
*	Data setup time	t <sub>DS6</sub>	D <sub>0</sub> to D <sub>15</sub>	30			ns
	Data hold time	t <sub>DH6</sub>	D <sub>0</sub> to D <sub>15</sub>	0			ns
	Enable high pulse width	tewhr	Е	40			ns
	Enable low pulse width	tewlr	E	30			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .


Remarks 1. The rise and fall times ( $t_r$  and  $t_f$ ) of input signals are rated at 15 ns or less. When using a fast system cycle time, the rated value range is either ( $t_r + t_f$ ) < ( $t_{CYC6}$ -tewlr-tewhr) or ( $t_r + t_f$ ) < ( $t_{CYC6}$ -tewlr-tewhr).

2. All timing is rated based on 20 to 80% of Vcc2.

Data Sheet S15649EJ2V0DS

98

## (c) Serial interface



 $V_{\text{CC1}}$  = 2.5 to 3.6 V,  $V_{\text{CC2}}$  = 1.7 to 2.5 V,  $V_{\text{CC1}} \ge V_{\text{CC2}}$ 

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Serial clock cycle	tscyc	SCL	250			ns
SCL high-level pulse width	tshw	SCL	100			ns
SCL low-level pulse width	tslw	SCL	100			ns
Address hold time	<b>t</b> sah	RS	150			ns
Address setup time	tsas	RS	150			ns
Data setup time	tsps	SI	100			ns
Data hold time	<b>t</b> sdH	SI	100			ns
CS - SCL time	tcss	/CS	150			ns
	tсsн	/CS	150			ns

**Note** TYP. values are reference values when  $T_A = 25^{\circ}C$ .

 $V_{CC1}$  = 2.5 to 3.6 V,  $V_{CC2}$  = 2.5 to 3.6 V,  $V_{CC1} \ge V_{CC2}$ 

Parameter	Symbol	Condition	MIN.	TYP. Note	MAX.	Unit
Serial clock cycle	tscyc	SCL	150			ns
SCL high-level pulse width	tshw	SCL	60			ns
SCL low-level pulse width	tslw	SCL	60			ns
Address hold time	<b>t</b> sah	RS	90			ns
Address setup time	tsas	RS	90			ns
Data setup time	tsps	SI	60			ns
Data hold time	<b>t</b> sdH	SI	60			ns
CS - SCL time	tcss	/CS	90			ns
	tсsн	/CS	90			ns

**Note** TYP. values are reference values when  $T_A = 25$ °C.

Remarks 1. The rise and fall times of input signal (tr and tr) are rated as 15 ns or less.

2. All timing is rated based on 20 to 80% of Vcc2.



## (d) Common

	Parameter	Symbol	Condition	MIN.	TYP. Note1	MAX.	Unit
	Oscillation frequency	fosc <sub>1</sub>	Internal oscillator (Rsel = L)	250	450	750	kHz
		fosc2	External resistance connection oscillator (Rsel = H), R = 51 k $\Omega$ Note2		450		kHz
*	Calibration setting time	tcal	Note3	44	82.2	184	μs
	(frame frequency)	(fframeo)		(128.4)	(68.7)	(32.6)	(Hz)
	Frame frequency	fFRAME1	Uncalibrated	38	70	115	Hz
		fFRAME2	Calibrated Note4	72	80	88	Hz
		<b>f</b> FRAME3	Calibrated Note5	77	80	83	Hz
	Reset pulse width at power on	tvr	Vcc₁ or Vcc₂ to /RESET↑	100			ns
	Reset pulse width	trw		100			ns
	Reset time	tn	/RESET↑ to interface operation	100			ns

**Notes 1.** TYP. values are reference values when  $T_A = 25^{\circ}C$ .


- **2.** The resistor value of "R" is depending on the characteristic of the parasitism capacity such as wiring. It is recommended to determine this value after through evaluation with actual system.
- **3.** The relationship between the frame frequency and the calibration setting time is as follows.

 $f_{FRAME0} = 1/t_{cal} \times 177$ 

- **4.** Measured at  $T_A = -40$  to +85°C, after calibration at frame frequency = 80 Hz,  $T_A = 25$ °C exactly.
- **5.** Measured at  $\pm 5^{\circ}$ C, after calibration at frame frequency = 80 Hz exactly.

# 9. $\mu$ PD161622, 161640, and 161660 CONNECTION DIAGRAM EXAMPLE

Connection diagram examples for the  $\mu$  PD161622, 161640, and 161660 are show below.




## 10. EXAMPLE of $\mu$ PD161622 and CPU CONNECTION


Examples of  $\mu$  PD161622 and CPU connection are shown below.

In the example below, RS pin control in parallel interface mode is described for the case when the least significant bit of the address bus is being used.

(1) i80 series format



(2) M68 series format



### **NOTES FOR CMOS DEVICES -**

## 1 PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

## (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

## 3 STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.



**Reference Documents** 

NEC Semiconductor Device Reliability/Quality Control System (C10983E)
Quality Grades On NEC Semiconductor Devices (C11531E)

- The information in this document is current as of August, 2003. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior
  written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may
  appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and
  "Specific".
  - The "Specific" quality grade applies only to NEC Electronics products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

#### (Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).