

ASSP *Image Processing*

BIPOLAR

D/A Converter (1-ch, 8-bit, 60 MSPS)

MB40768H

■ DESCRIPTION

The MB40768H is a low-power and high-speed 8-bit D/A converter.

The digital input is TTL compatible and the analog output voltage is 3 to 5 V. Maximum conversion speed is 60 MHz. The internal reference voltage provided has two types of resistor division scheme and band-gap reference scheme; the external reference voltage may also be used.


The MB40768H is suitable for high-definition TV or VCR application.

■ FEATURES

- Resolution: 8 bits
- Conversion characteristics: Maximum conversion rate: 60 MSPS [min.]
Linearity error: $\pm 0.2\%$ [max.]
- I/O: Digital input voltage: TTL level
Analog output voltage: $2V_{P-P}$ (3 to 5 V)
- Reference voltage: V_{ROUT1} : Resistor division circuit ($0.6 \times V_{CCA}$)
 V_{ROUT2} : Band-gap reference circuit ($V_{CCA} - 2$ V)
- Power supply voltage: +5 V single power supply
- Power consumption: 160 mW [typical value for the analog output voltage of $2 V_{P-P}$]
120 mW [typical value for the analog output voltage of $1 V_{P-P}$]


■ PACKAGES

18-pin Plastic DIP



(DIP-18P-M02)


20-pin Plastic SOP



(FPT-20P-M01)

MB40768H


■ PIN ASSIGNMENTS



■ PIN DESCRIPTIONS

Pin No.		Pin name	I/O	Description
DIP	SOP			
1 to 8	1 to 8	D ₁ to D ₈	I	Input pins for data signals (D ₁ : MSB, D ₈ : LSB)
18	20	CLK	I	Input pin for clock signal
17	19	V _{CCD}	—	Digital power supply pin (+5 V)
16	18	V _{CCA}	—	Analog power supply pin (+5 V)
9	10	D.GND	—	Digital ground pin (0 V)
10	11	A.GND	—	Analog ground pin (0 V)
13	15	V _{RIN}	I	Reference voltage input pin. Used for setting dynamic range for analog output. Connect this pin with either V _{ROUT1} or V _{ROUT2} pin when using the internal reference voltage. When using the external reference voltage, use it within the range of 2.65 to 4.3 V or for the V _{CCA} – V _{RIN} range of 0.7 to 2.2 V.
12	14	V _{ROUT1}	O	Reference voltage output pin 1. Resistance division reference voltage, with its output voltage set to $0.6 \times V_{CCA}$. This pin, if connected with the V _{RIN} pin, provides V _{CCA} analog output voltage at $0.6 \times V_{CCA}$.
14	16	V _{ROUT2}	O	Reference voltage output pin 2. Band-gap reference voltage, with its output voltage set to $V_{CCA} - 2$ [V]. This pin, if connected with the V _{RIN} pin, provides the V _{CCA} analog output voltage at $V_{CCA} - 2$ [V].
11	12	COMP	—	Phase compensated capacitance pin. Insert the capacitance of 0.1 μ F or more between this pin and the A.GND for the phase compensated capacitance.
15	17	A.OUT	O	Analog signal output pin
—	9, 13	N.C.	—	No connection pins

■ BLOCK DIAGRAM



MB40768H

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

(A.GND = D.GND = 0 V)

Parameter	Symbol	Rating	Units
Power supply voltage	V _{CCA}	-0.5 to +7.0	V
	V _{CCD}	-0.5 to +7.0	V
	V _{CCD} - V _{CCA}	1.5	V
Digital signal input voltage	V _{ID}	-0.5 to +7.0	V
Storage temperature	T _{STG}	-55 to +125	°C

WARNING: Permanent device damage may occur if the above **Absolute Maximum Ratings** are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ RECOMMENDED OPERATING CONDITIONS

(A.GND = D.GND = 0 V)

Parameter	Symbol	Value			Units
		Min.	Typ.	Max.	
Power supply voltage	V _{CCA}	4.75	5.00	5.25	V
	V _{CCD}	4.75	5.00	5.25	V
	V _{CCA} - V _{CCD}	-0.2	—	0.2	V
Analog reference voltage		V _{CCA} - V _{RIN}	0.70	2.00	V
		V _{RIN}	2.65	3.00	V
Digital High level input voltage	V _{IHD}	2.0	—	—	V
Digital Low level input voltage	V _{ILD}	—	—	0.8	V
Clock frequency	f _{CLK}	—	—	60	MHz
Setup time	t _{su}	8	—	—	ns
Hold time	t _h	2	—	—	ns
High level minimum pulse width	t _{wH}	6.5	—	—	ns
Low level minimum pulse width	t _{wL}	6.5	—	—	ns
Phase compensated capacitance	C _{COMP}	0.1	—	—	μF
Operating ambient temperature	T _{OP}	-20	—	+75	°C

MB40768H**■ ELECTRIC CHARACTERISTICS****1. DC Characteristics**(V_{CCA} = V_{CCD} = 4.75 V to 5.25 V, A.GND = D.GND = 0 V, Ta = -20°C to +75°C)


Parameter	Symbol	Condition	Value			Units
			Min.	Typ.	Max.	
Resolution	—	—	—	—	8	bit
Linearity error	LE	DC precision	—	—	±0.2	%
Digital High level input current	I _{IHD}	V _{IHD} = 2.7 V	—	—	20	μA
Digital Low level input current	I _{ILD}	V _{ILD} = 0.4 V	-100	—	—	μA
Reference input current	I _{RIN}	V _{RIN} = 3.000 V	—	—	10	μA
Resistance division method	Reference voltage	V _{ROUT1}	V _{CCA} = 5.00 V V _{CCD} = 5.00 V	2.900	3.000	3.100
Band-gap reference method	Reference voltage	V _{ROUT2}	—	V _{CCA} - 2.100	V _{CCA} - 2.000	V _{CCA} - 1.900
	Temperature coefficient	—	—	—	100	—
Full-scale output voltage	V _{OFS}	—	V _{CCA} - 20	V _{CCA}	—	mV
Zero-scale output voltage	V _{OZS}	V _{CCA} = 5.00 V V _{CCD} = 5.00 V V _{RIN} = 3.000 V	2.938	3.008	3.078	V
Output resistance	R _O	Ta = +25°C	192	240	288	Ω
Current consumption	I _{CC}	V _{CCA} = 5.25 V V _{CCD} = 5.25 V V _{RIN} = V _{ROUT1}	—	32*	56	mA

*: V_{CCA} = V_{CCD} = 5 V**2. AC Characteristics**(V_{CCA} = V_{CCD} = 4.75 V to 5.25 V, A.GND = D.GND = 0 V, Ta = -20°C to +75°C)


Parameter	Symbol	Condition	Value			Units
			Min.	Typ.	Max.	
Maximum conversion rate	F _s	C _L = 15 pF Terminal resistance at A.OUT pin = 240 Ω	60	—	—	MSPS
Output propagation time	t _{pd}		—	7	—	ns
Output rise time	t _r		—	5	—	ns
Output fall time	t _f		—	5	—	ns
Settling time	t _{set}		—	15	—	ns

MB40768H


■ TIMING DIAGRAM




■ DIGITAL INPUT EQUIVALENT CIRCUIT



■ ANALOG OUTPUT EQUIVALENT CIRCUIT




■ REFERENCE VOLTAGE OUTPUT EQUIVALENT CIRCUIT



MB40768H

■ DAC OUTPUT VOLTAGE CHARACTERISTIC



■ EQUATION FOR IDEAL DAC OUTPUT VOLTAGE


$$A.OUT = V_{CCA} - \frac{255 - N}{256} \times (V_{CCA} - V_{RIN})$$

(N: digital input code for 0 to 255)

$$V_{OFS} = V_{CCA}$$

$$V_{OZS} = V_{CCA} - \frac{255}{256} \times (V_{CCA} - V_{RIN})$$

■ STANDARD EXAMPLE OF CONNECTION



■ NOTES ON USAGE

- **Countermeasures for switching noise**

To prevent the switching noise riding on the analog output signal to the maximum possible extent, insert the noise limiting capacitor between V_{C_A}-A.GND pins, and between V_{CCD}-D.GND pins closest as possible to the IC pins.


- **Power supply patterns**

To reduce parasitic impedance, use the patterns as wide as possible to be connected to the V_{C_A}, V_{CCD}, A.GND and D.GND pins.


MB40768H

■ TYPICAL CHARACTERISTIC CURVES


1. Power supply current vs Ambient temperature




2. Linearity error vs Ambient temperature




3. Output resistance vs Ambient temperature




4. Full-scale output voltage vs Ambient temperature



5. Zero-scale output voltage vs Ambient temperature





6. VRROUT1 reference output voltage vs Ambient temperature




(Continued)


(Continued)

7. VR_{OUT2} reference output vs Ambient temperature8. VR_{OUT2} reference output voltage vs Power supply voltage


9. Setup time vs Ambient temperature




10. Setup time vs Power supply voltage



11. Hold time vs Ambient temperature



12. Hold time vs Power supply voltage




(Continued)


MB40768H

(Continued)


13. Minimum clock pulse width vs Ambient temperature




14. Minimum clock pulse width vs Power supply voltage




15. Rise time, Fall time vs Ambient temperature




16. Rise time, Fall time vs Power supply voltage



17. Delay time vs Ambient temperature



18. Delay time vs Power supply voltage



MB40768H



■ ORDERING INFORMATION

Part number	Package	Remarks
MB40768HP	18-pin Plastic DIP (DIP-18P-M02)	
MB40768HPF	20-pin Plastic SOP (FPT-20P-M01)	

MB40768H

■ PACKAGE DIMENSIONS

18-pin Plastic DIP
(DIP-18P-M02)




© 1994 FUJITSU LIMITED D18009S-3C-3

Dimensions in mm (inches)

(Continued)

(Continued)

**20-pin Plastic SOP
(FPT-20P-M01)**



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.