

ADVANCED INFORMATION

CY62148V MoBL™

Features

- Low voltage range:
 - —1.8V 3.6V
- Ultra low active power
- Low standby power
- TTL-compatible inputs and outputs
- Automatic power-down when deselected
- CMOS for optimum speed/power

Functional Description

The CY62148V is a high-performance CMOS static RAM organized as 524,288 words by 8 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery LifeTM (MoBLTM) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can be put into standby mode when deselected (\overline{CE} HIGH).

512K x 8 MoBL Static RAM


Writing to the device is accomplished by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. Data on the eight I/O pins $(I/O_0 \text{ through } I/O_7)$ is then written into the location specified on the address pins $(A_0 \text{ through } A_{18})$.

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing Write Enable (\overline{WE}) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O_0 through I/O_7) are placed in a high-impedance state when the device is deselected (\overline{CE} HIGH), the outputs are disabled (\overline{OE} HIGH), or during a write operation (\overline{CE} LOW and \overline{WE} LOW).

The CY62148V MoBL SRAM has an extremely wide operating voltage range. The data sheet has been specified to accurately describe the device behavior at three common voltage ranges (3.6–2.7, 2.7–2.3, 2.3–1.8).

The CY62148V is available in a 36-ball FBGA, 32 pin TSOPII and a 32-pin SOIC package.




MoBL and More Battery Life are trademarks of Cypress Semiconductor Corporation.



Pin Configurations

TSOPII/SOIC

	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	VCC A15 A18 WE A13 WE A13 A9 A11 OA1E VO654 VO654 VO654 VO3



62148V-2



Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	65°C to +150°C
Ambient Temperature with	55°C to 1125°C
Power Applied	
Supply Voltage to Ground Potential	
DC Voltage Applied to Outputs in High Z State ^[1]	
in High Z State ¹¹	–0.5V to V _{CC} + 0.5V

DC Input Voltage ^[1] 0.5V to V _{CC} + 0.5V
Output Current into Outputs (LOW) 20 mA
Static Discharge Voltage
Latch-Up Current >200 mA

Operating Range

	Range	Ambient Temperature	V _{CC}
Ι	ndustrial	–40°C to +85°C	1.8V to 3.6V

Product Portfolio

					Power Dissipation (Industrial)					
Product		V _{CC} Range	!	Speed	Operating(I _{CC})		Operating(I _{CC})		St	andby (I _{SB2})
	Min.	Typ. ^[2]	Max.		Typ ^[2]	Maximum	Typ ^[2]	Maximum		
CY62148V	2.7V	3.0V	3.6V	70 ns	7	15 mA	2 μΑ	20 µA		
CY62148V	2.3V	2.5V	2.7V	85 ns	5	10 mA		18 μA		
CY62148V	1.8V	2.0V	2.3V	150 ns	3	7 mA		15 μA		

Shaded area contains pre-release information Notes:

V_{IL}(min) = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC} Typ, T_A = 25°C.



Electrical Characteristics Over the Operating Range

					CY62148V		
Parameter	Description	Test Cond	Test Conditions			Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	$V_{CC} = 2.7 V$	2.4			V
		I _{OH} = -0.1 mA	$V_{CC} = 2.3 V$	2.0			V
		I _{OH} = -0.1 mA	V _{CC} = 1.8V	1.5			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{CC} = 2.7 V$			0.4	V
		I _{OL} = 0.1 mA	$V_{CC} = 2.3V$			0.4	V
		I _{OL} = 0.1 mA	$V_{\rm CC} = 1.8V$			0.2	V
V _{IH}	Input HIGH Voltage		V _{CC} = 3.6V	2.2		V _{CC} +0.5V	V
			V _{CC} = 2.7V	2.0		V _{CC} +0.5V	V
			$V_{CC} = 2.3 V$	1.4		V _{CC} +0.3V	V
V _{IL}	Input LOW Voltage		$V_{CC} = 2.7 V$	-0.5		0.8	V
			$V_{CC} = 2.3 V$	-0.5		0.6	V
			$V_{\rm CC} = 1.8V$	-0.5		0.4	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	<u>+</u> 1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Our Disabled	tput	-1	<u>+</u> 1	+1	μΑ
I _{CC}	V _{CC} Operating Supply	$I_{OUT} = 0 \text{ mA},$	$V_{\rm CC} = 3.6 V$		7	15	mA
	Current	f = f _{MAX} = 1/t _{RC,} CMOS Levels	$V_{\rm CC} = 2.7 V$		5	10	mA
			$V_{\rm CC} = 2.3 V$		3	7	mA
		$I_{OUT} = 0 \text{ mA}, f = 1 \text{ MH}$	I _{OUT} = 0 mA, f = 1 MHz CMOS Levels			2	mA
I _{SB1}	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:constraint} \begin{array}{ c c } \hline \overline{CE} \geq V_{CC} - 0.3V, \\ V_{IN} \geq V_{CC} - 0.3V \text{ or} \\ V_{IN} \leq 0.3V, \ f = f_{MAX} \end{array}$	$\frac{\overline{CE} \ge V_{CC} - 0.3V}{V_{IN} \ge V_{CC} - 0.3V}$			100	μA
I _{SB2}	Automatic CE	$\overline{CE} \ge V_{CC} - 0.3V$	L		1	50	μA
	Power-Down Current— CMOS Inputs	$V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$, f = 0	V _{CC} = LL 3.6V		2	20	μΑ
			V _{CC} = LL 2.7V		2	18	μΑ
			$V_{CC} = LL$ 2.3V		2	15	μΑ

Shaded area contains prerelease information

Capacitance^[3]


Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{\rm CC} = 3.0 \text{V}$	8	pF


Note:

3. Tested initially and after any design or process changes that may affect these parameters.




AC Test Loads and Waveforms





62148V-4



Parameters	3.0V	2.5V	2.0V	Unit
R1	1105	16670	15294	Ohms
R2	1550	15380	11300	Ohms
R _{TH}	645	8000	6500	Ohms
V _{TH}	1.75V	1.2V	0.85V	Volts


Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions		Min.	Typ. ^[2]	Max.	Unit
V _{DR}	V _{CC} for Data Retention			1.0		3.6	V
I _{CCDR}	Data Retention Current	$\frac{V_{CC}}{2E} = 1.0V$	L/ LL		0.2	5.5	μΑ
		$\begin{array}{l} \frac{V_{CC}}{CE} = 1.0V\\ CE \geq V_{CC} - 0.3V,\\ V_{IN} \geq V_{CC} - 0.3V \text{ or}\\ V_{IN} \leq 0.3V\\ No \text{ input may exceed}\\ V_{CC} + 0.3V \end{array}$					μΑ
t _{CDR} ^[3]	Chip Deselect to Data Retention Time			0			ns
t _R ^[4]	Operation Recovery Time			t _{RC}			ns

Note:

4. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to V_{CC}(miin) \geq 10 µs or stable at V_{CC}(min) \geq 10 µs.

Data Retention Waveform





Switching Characteristics Over the Operating Range^[5]

			/–3.6V ation)		–2.7V ation)	(1.8V–2.3V Operation)		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
t _{RC}	Read Cycle Time	70		85		150		ns
t _{AA}	Address to Data Valid		70		85		150	ns
t _{OHA}	Data Hold from Address Change	10		10		10		ns
t _{ACE}	CE LOW to Data Valid		70		85		150	ns
t _{DOE}	OE LOW to Data Valid		35		50		100	ns
t _{LZOE}	OE LOW to Low Z ^[6]	5		5		5		ns
t _{HZOE}	OE HIGH to High Z ^[7]		25		35		50	ns
t _{LZCE}	CE LOW to Low Z ^[6]	10		10		10		ns
t _{HZCE}	CE HIGH to High Z ^[6, 7]		25		35		50	ns
t _{PU}	CE LOW to Power-Up	0		0		0		ns
t _{PD}	CE HIGH to Power-Down		70		85		150	ns
WRITE CYCLE ^{[8, 9})]							
t _{WC}	Write Cycle Time	70		85		150		ns
t _{SCE}	CE LOW to Write End	60		75		100		ns
t _{AW}	Address Set-Up to Write End	60		75		100		ns
t _{HA}	Address Hold from Write End	0		0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		0		ns
t _{PWE}	WE Pulse Width	50		65		100		ns
t _{SD}	Data Set-Up to Write End	30		50		80		ns
t _{HD}	Data Hold from Write End	0		0		0		ns
t _{HZWE}	WE LOW to High Z ^[6, 7]		25		35		70	ns
t _{LZWE}	WE HIGH to Low Z ^[6]	10		10		10		ns

Note:

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to V_{CC} typ., and output loading of the 5. specified I_{OL}/I_{OH} and 30 pF load capacitance.

6.

7.


At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device. t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with $C_L = 5$ pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage. The internal write time of the memory is defined by the overlap of \overline{CE} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write. The minimum write cycle time for write cycle #3 (WE controlled, \overline{OE} LOW) is the sum of t_{HZWE} and t_{SD} 8.

9.




ADVANCEDINFORMATION

Switching Waveforms






Switching Waveforms (continued)



Write Cycle No. 3 (\overline{WE} Controlled, \overline{OE} LOW)^[9, 14]




Note:

- 10. Device is continuously selected. \overline{OE} , $\overline{CE} = V_{IL}$.
- 11. WE is HIGH for read cycle.

- WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.
 Data I/O is high impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the putput remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.



Typical DC and AC Characteristics



SUPPLY VOLTAGE (V)

Truth Table

CE	WE	ŌĒ	Inputs/Outputs	Mode	Power
Н	Х	Х	High Z	Deselect/Power-Down	Standby (I _{SB})
L	Н	L	Data Out	Read	Active (I _{CC})
L	L	Х	Data In	Write	Active (I _{CC})
L	Н	Н	High Z	Output Disabled	Active (I _{CC})




Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62148VL-70BAI	BA37	36-Ball Fine Pitch BGA	Industrial
	CY62148VL-70ZI	ZS32	32-Lead TSOPII	
	CY62148VL-70SI	S34	32-Lead 450 mil. moulded SOIC	
70	CY62148VLL-70BAI	BA37	36-Ball Fine Pitch BGA	Industrial
	CY62148VLL-70ZI	ZS32	32-Lead TSOPII	
	CY62148VLL-70SI	S34	32-Lead 450 mil. moulded SOIC	


Document No. 38-00646-B

Package Diagrams

36-Ball (7.00 mm x 8.5 mm x 1.5 mm) Thin BGA BA37








51-85105-A

* THE BALL DIAMETER, BALL PITCH, STAND-OFF & PACKAGE THICKNESS ARE DIFFERENT FROM JEDEC SPEC M0192 (LOW PROFILE BGA FAMILY)




Package Diagrams (continued)





Package Diagrams (continued)

32-Lead TSOP II ZS32



51-85095

© Cypress Semiconductor Corporation, 1999. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.