



44 FARRAND STREET
BLOOMFIELD, NJ 07003
(973) 748-5089

NTE7108 Integrated Circuit 1.3GHz Phase Locked Loop w/I²C Bus

Description:

The NTE7108 is an integrated circuit in an 18-Lead DIP type package and when used in combination with a VCO (tuner), comprises a digital programmable phase-locked loop (PLL) for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides a crystal-stable frequency for tuner oscillators between 16 ~ 1300MHz in the 62.5kHz raster. By including an external prescaler 1/2, the component can also be used for synthesizing applications of up to 2.4GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125kHz. The tuning process is controlled via an I²C bus by the microprocessor.

Features:

- Low Current Consumption
- Message Transmission Via I²C Bus
- 4 Software-Controlled Outputs
- Cost-Effective and Space-Saving Design
- Prescaler Output Frequency is Free from Interference Radiation

Absolute Maximum Ratings: (Note 1)

Supply Voltage, V _S	-0.3V to 6V
Output PD, V ₁	-0.3V to V _S
Crystal Q1, V ₂	-0.3V to V _S
Crystal Q2, V ₃	-0.3V to V _S
Bus Input/Output SDA, V ₄	-0.3V to V _S
Bus Input SCL, V ₅	-0.3V to V _S
Port Output P7, V ₆	-0.3V to +16V
Port Output P6, V ₇	-0.3V to +16V
Port Output P5, V ₈	-0.3V to +16V
Port Output P4, V ₉	-0.3V to +16V
Port Output P3, V ₁₀	-0.3V to +16V
Port Output P2, V ₁₁	-0.3V to +16V
Port Output P1, V ₁₂	-0.3V to +16V
Port Output P0, V ₁₃	-0.3V to +16V
Signal Input UHF/VHF, V ₁₅	-0.3V to +2.5V
Reference Input REF, V ₁₆	-0.3V to +2.5V
Output Active Filter V _D , V ₁₈	-0.3V to V _S
Bus Output SDA (Open Collector), I _{4L}	-1mA to +5mA
Port Output P7 (Open Collector), I _{6L}	-1mA to +5mA

Note 1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Absolute Maximum Ratings (Cont'd): (Note 1)

Port Output P6 (Open Collector), I_{7L}	-1mA to +5mA
Port Output P5 (Open Collector), I_{8L}	-1mA to +5mA
Port Output P4 (Open Collector), I_{9L}	-1mA to +5mA
Junction Temperature, T_J	+125°C
Storage Temperature range, T_{stg}	-40°C to +125°C
Thermal Resistance, System to Ambient, $R_{\Theta SA}$	80K/W

Note 1. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Operating Range:

Supply Voltage, V_S	4.5V to 5.5V
Ambient Temperature range, T_A	0° to +85°C
Input Frequency, f_{15}	16MHz to 1300MHz
Crystal Frequency, $I_{2,3}$	4MHz
Divider Factor, N	256 to 32767

Electrical Characteristics: ($V_S = 5V$, $T_A = +25^\circ C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Current Consumption	I_S		35	55	75	mA
Crystal Frequency Series Capacitance 18pF	$f_{2,3^*}$		—	—	4	MHz
Input Sensitivity UHF/VHF	a_{15}	$f_{15} = 80$ to 500MHz	-27/10	—	3/315	dBm/*
		$f_{15} = 500$ to 1000MHz	-24/14	—	3/315	dBm/*
		$f_{15} = 1200$ MHz	-15/40	—	3/315	dBm/*
Band Selection Outputs P0 – P3 (Current Sinks w/Internal Resistance $R_i = 12k\Omega$)						
Leakage Current	I_{13H}	$V_{13H} = 13.5V$	—	—	10	μA
Sink Current	I_{13L}	$V_{13H} = 12V$	0.7	1.0	1.5	mA
Port Outputs P4 – P7 (Switch w/Open Collector)						
Leakage Current	I_{9H}	$V_{9H} = 13.5V$	—	—	10	μA
Residual Voltage	V_{9L}	$I_{9L} = 1.7mA$	—	—	0.3	V
Phase Detector Output PD ($V_S = 5V$)						
Charge Pump Current	I_{1H}	5 I = High, $V_1 = 2V$	±90	±220	±300	μA
		5 I = Low, $V_1 = 2V$	±22	±50	±75	μA
Output Voltage Locked	V_{IL}		1.5	—	2.5	V
Active Filter Output V_D (Test Modus T0 = 1, PD = Tristate)						
Output Current	I_{1B}	$V_{18} = 0.8V$, $I_{14} = 90\mu A$	500	—	—	μA
Output Voltage	V_{18}	$V_{1L} = 0V$	—	—	100	mV
Bus Inputs SCL, SDA						
Input Voltage	V_{5H}		3.0	—	5.5	V
	V_{5L}		—	—	1.5	V
Input Current	I_{5L}	$V_{5H} = V_S$	—	—	50	μA
		$V_{5L} = 0V$	—	—	-100	μA

* Listed as mV_{rms} with 50Ω.

Electrical Characteristics (Cont'd): ($V_S = 5V$, $T_A = +25^\circ C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Output SDA (Open Collector)						
Output Voltage	V_{4H}	$I_{4H} = 5.5mA$	-	-	12	V
	V_{4L}	$I_{4L} = 2mA$	-	-	0.4	V
Edges SCL, SDA						
Rise Time	t_R		-	-	15	μs
Fall Time	t_F		-	-	15	μs
Shift Register Clock Pulse SCL						
Frequency	f_5		0	-	100	kHz
Pulse Width	t_5 HIGH		4	-	-	μs
	t_5 LOW		4	-	-	μs
Start						
Set-Up Time	t_{SUSTA}		4	-	-	μs
Hold Time	t_{HDSTA}		4	-	-	μs
Stop						
Set-Up Time	t_{SUSTO}		4	-	-	μs
Bus Free Time	t_{BUF}		4	-	-	μs
Data Transfer						
Set-Up Time	t_{SUDAT}		0.3	-	-	μs
Hold Time	t_{HDDAT}		0	-	-	μs

Pin Connection Diagram



