

FEATURES

Ultralow power-down current: 1 μ A

Low quiescent current: 1.4 mA

Ideal for standard definition video

High speed

100 MHz, -3 dB bandwidth

120 V/ μ s slew rate

0.5 dB flatness: 22 MHz

Differential gain: 0.26%

Differential phase: 0.10°

Single-supply operation

Output swings to within 250 mV of either rail

Rail-to-rail output

Low voltage offset: 2 mV

Wide supply range: 2.65 V to 5 V

APPLICATIONS

Portable multimedia players

Video cameras

Digital still cameras

Consumer video

GENERAL DESCRIPTION

The ADA4853-1 is a low power, low cost, high speed, rail-to-rail output op amp with ultralow power disable that is ideal for portable consumer electronics. Despite its low price, the ADA4853-1 provides excellent overall performance and versatility. The 100 MHz, -3 dB bandwidth and 120 V/ μ s slew rate make this amplifier well suited for many general-purpose, high speed applications.

The ADA4853-1 voltage feedback op amp is designed to operate at supply voltages as low as 2.65 V and up to 5 V using only 1.4 mA of supply current. To further reduce power consumption, the amplifier is equipped with a power-down mode, which lowers the supply current to less than 150 nA max, making it ideal in battery-powered applications.

The ADA4853-1 provides users with a true single-supply capability, allowing input signals to extend 200 mV below the negative rail and to within 1.2 V of the positive rail. On the output, the amplifier can swing within 150 mV of either supply rail.

With its combination of low price, excellent differential gain (0.26%), differential phase (0.10°), and 0.5 dB flatness out to 22 MHz, this amplifier is ideal for video applications.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

PIN CONFIGURATION




Figure 1. 6-Lead SC70

059884-001

The ADA4853-1 is available in a 6-lead SC70 package and is designed to work in the extended industrial temperature range (-40°C to $+85^{\circ}\text{C}$).




Figure 2. 0.5 dB Flatness Frequency Response

059884-010

TABLE OF CONTENTS

Features	1	Typical Performance Characteristics	6
Applications.....	1	Circuit Description.....	12
Pin Configuration.....	1	Headroom Considerations.....	12
General Description	1	Overload Behavior and Recovery	12
Revision History	2	Applications.....	13
Specifications.....	3	Single-Supply Video Amplifier	13
Specifications with 3 V Supply	3	Power Supply Bypassing	13
Specifications with 5 V Supply	4	Layout	13
Absolute Maximum Ratings.....	5	Outline Dimensions	14
Thermal Resistance	5	Ordering Guide	14
ESD Caution.....	5		

REVISION HISTORY

1/06—Revision 0: Initial Version

SPECIFICATIONS

SPECIFICATIONS WITH 3 V SUPPLY

$T_A = 25^\circ\text{C}$, $R_F = 1\text{ k}\Omega$, $R_G = 1\text{ k}\Omega$ for $G = +2$, $R_L = 150\ \Omega$, unless otherwise noted.

Table 1.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	$G = +1, V_O = 0.1\text{ V p-p}$		90		MHz
	$G = +2, V_O = 2\text{ V p-p}$		32		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_O = 2\text{ V p-p}, R_L = 150\ \Omega$		8		MHz
Settling Time to 0.1%	$V_O = 2\text{ V step}$		45		ns
Slew Rate	$G = +2, V_O = 2\text{ V step}$	95	100		V/ μs
NOISE/DISTORTION PERFORMANCE					
Differential Gain	$R_L = 150\ \Omega$		0.26		%
Differential Phase	$R_L = 150\ \Omega$		0.10		Degrees
Input Voltage Noise	$f = 100\text{ kHz}$		22		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$		2.2		pA/ $\sqrt{\text{Hz}}$
DC PERFORMANCE					
Input Offset Voltage			2	3.3	mV
Input Offset Voltage Drift			1.6		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			1.0	1.5	μA
Input Bias Current Drift			4		nA/ $^\circ\text{C}$
Input Bias Offset Current			50		nA
Open-Loop Gain	$V_O = 0.5\text{ V to }2.5\text{ V}$	72	80		dB
INPUT CHARACTERISTICS					
Input Resistance	Differential/common mode		0.5/20		M Ω
Input Capacitance			0.6		pF
Input Common-Mode Voltage Range			-0.2 to $+V_{CC} - 1.2$		V
Input Overdrive Recovery Time (Rise/Fall)	$V_{IN} = -0.5\text{ V to }+3.5\text{ V}, G = +1$		40		ns
Common-Mode Rejection Ratio	$V_{CM} = 0.5\text{ V}$	76	85		dB
POWER-DOWN					
Power-Down Input Voltage	Power-down		1.2		V
Turn-Off Time			1.2		μs
Turn-On Time			110		ns
Power-Down Bias Current					
Enabled	Power-down = 3.0 V		25	30	μA
Power-Down	Power-down = 0 V		0.01		μA
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time	$V_{IN} = -0.25\text{ to }+1.75\text{ V}, G = +2$		50		ns
Output Voltage Swing	$R_L = 150\ \Omega$	0.3 to 2.8	0.15 to 2.88		V
Short-Circuit Current	Sinking/sourcing		120/100		mA
POWER SUPPLY					
Operating Range		2.65		5	V
Quiescent Current			1.3	1.4	mA
Quiescent Current (Power-Down)	Power-down = low			1.5	μA
Positive Power Supply Rejection	$+V_S = +1.5\text{ V to }+2.5\text{ V}, -V_S = -1.5\text{ V}$	-76	-86		dB
Negative Power Supply Rejection	$-V_S = -1.5\text{ V to }-2.5\text{ V}, +V_S = +1.5\text{ V}$	-79	-88		dB

ADA4853-1

SPECIFICATIONS WITH 5 V SUPPLY

$T_A = 25^\circ\text{C}$, $R_F = 1\text{ k}\Omega$, $R_G = 1\text{ k}\Omega$ for $G = +2$, $R_L = 150\ \Omega$, unless otherwise noted.

Table 2.

Parameter	Conditions	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE					
-3 dB Bandwidth	$G = +1, V_O = 0.1\text{ V p-p}$		100		MHz
	$G = +2, V_O = 2\text{ V p-p}$		32		MHz
Bandwidth for 0.1 dB Flatness	$G = +2, V_O = 2\text{ V p-p}$		8		MHz
Settling Time to 0.1%	$V_O = 2\text{ V step}$		54		ns
Slew Rate	$G = +2, V_O = 2\text{ V step}$	100	120		V/ μs
NOISE/DISTORTION PERFORMANCE					
Differential Gain	$R_L = 150\ \Omega$		0.33		%
Differential Phase	$R_L = 150\ \Omega$		0.10		Degrees
Input Voltage Noise	$f = 100\text{ kHz}$		22		nV/ $\sqrt{\text{Hz}}$
Input Current Noise	$f = 100\text{ kHz}$		2.2		pA/ $\sqrt{\text{Hz}}$
DC PERFORMANCE					
Input Offset Voltage			2	3.3	mV
Input Offset Voltage Drift			1.6		$\mu\text{V}/^\circ\text{C}$
Input Bias Current			1.0	1.5	μA
Input Bias Current Drift			4		nA/ $^\circ\text{C}$
Input Bias Offset Current			60		nA
Open-Loop Gain	$V_O = 0.5\text{ V to }4.5\text{ V}$	72	80		dB
INPUT CHARACTERISTICS					
Input Resistance	Differential/common mode		0.5/20		M Ω
Input Capacitance			0.6		pF
Input Common-Mode Voltage Range			-0.2 to $+V_{CC} - 1.2$		V
Input Overdrive Recovery Time (Rise/Fall)	$V_{IN} = -0.5\text{ V to }+5.5\text{ V}, G = +1$		40		ns
Common-Mode Rejection Ratio	$V_{CM} = 0.5\text{ V}$	-79	-88		dB
POWER-DOWN					
Power-Down Input Voltage	Power-down		1.2		V
Turn-Off Time			0.9		μs
Turn-On Time			100		ns
Power-Down Bias Current					
Enabled	Power-down = 5 V		40	50	μA
Power-Down	Power-down = 0 V		0.01		μA
OUTPUT CHARACTERISTICS					
Output Overdrive Recovery Time	$V_{IN} = -0.25\text{ V to }+2.75\text{ V}, G = +2$		50		ns
Output Voltage Swing	$R_L = 75\ \Omega$	0.45 to 4.55	0.1 to 4.8		V
Short-Circuit Current	Sinking/sourcing		135/105		mA
POWER SUPPLY					
Operating Range		2.65		5	V
Quiescent Current			1.4	1.5	mA
Quiescent Current (Power-Down)	Power-down = low			1.5	μA
Positive Power Supply Rejection	$+V_S = +2.5\text{ V to }+3.5\text{ V}, -V_S = -2.5\text{ V}$	-75	-80		dB
Negative Power Supply Rejection	$-V_S = -2.5\text{ V to }-3.5\text{ V}, +V_S = +2.5\text{ V}$	-75	-80		dB

ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
Supply Voltage	5.5 V
Power Dissipation	See Figure 3
Common-Mode Input Voltage	-V _S + 1 V to +V _S - 1 V
Differential Input Voltage	±V _S
Storage Temperature Range	-65°C to +125°C
Operating Temperature Range	-40°C to +85°C
Lead Temperature	JEDEC J-STD-20
Junction Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, θ_{JA} is specified for device soldered in circuit board for surface-mount packages.

Table 4. Thermal Resistance

Package Type	θ _{JA}	Unit
6-Lead SC70	430	°C/W

Maximum Power Dissipation

The maximum safe power dissipation for the ADA4853-1 is limited by the associated rise in junction temperature (T_J) on the die. At approximately 150°C, which is the glass transition temperature, the plastic changes its properties. Even temporarily exceeding this temperature limit can change the stresses that the package exerts on the die, permanently shifting the parametric performance of the amplifiers. Exceeding a junction temperature of 150°C for an extended period can result in changes in silicon devices, potentially causing degradation or loss of functionality.

The power dissipated in the package (P_D) for a sine wave and a resistor load is the total power consumed from the supply minus the load power.

$$P_D = \text{Total Power Consumed} - \text{Load Power}$$

$$P_D = \left(V_{\text{SUPPLY VOLTAGE}} \times I_{\text{SUPPLY CURRENT}} \right) - \frac{V_{\text{OUT}}^2}{R_L}$$

RMS output voltages should be considered.

Airflow increases heat dissipation, effectively reducing θ_{JA}. In addition, more metal directly in contact with the package leads and through holes under the device reduces θ_{JA}.

Figure 3 shows the maximum safe power dissipation in the package vs. the ambient temperature for the 6-lead SC70 (430°C/W) on a JEDEC standard 4-layer board. θ_{JA} values are approximations.




Figure 3. Maximum Power Dissipation vs. Temperature for a 4-Layer Board

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Small Signal Frequency Response for Various Gains




Figure 7. Small Signal Frequency Response for Various Capacitive Loads




Figure 5. Small Signal Frequency Response for Various Loads




Figure 8. 0.1 dB Flatness Response for Various Output Voltages




Figure 6. Small Signal Frequency Response for Various Supplies




Figure 9. Large Signal Frequency Response for Various Gains




Figure 10. Large Signal Frequency Response for Various Loads




Figure 13. Slew Rate vs. Output Voltage




Figure 11. Small Signal Frequency Response for Various Temperatures




Figure 14. Open-Loop Gain and Phase vs. Frequency




Figure 12. Small Signal Frequency Response for Various Temperatures




Figure 15. Common-Mode Rejection vs. Frequency




Figure 16. Power Supply Rejection vs. Frequency




Figure 19. Harmonic Distortion vs. Frequency




Figure 17. Output Impedance vs. Frequency Enabled




Figure 20. Harmonic Distortion vs. Frequency




Figure 18. Harmonic Distortion vs. Frequency




Figure 21. Harmonic Distortion for Various Output Voltages




Figure 22. Small Signal Pulse Response for Various Supplies




Figure 25. Large Signal Pulse Response for Various Capacitive Loads




Figure 23. Small Signal Pulse Response for Various Capacitive Loads




Figure 26. Output Overdrive Recovery




Figure 24. Large Signal Pulse Response for Various Supplies




Figure 27. Input Overdrive Recovery




Figure 28. Voltage Noise vs. Frequency




Figure 31. V_{OS} vs. Common-Mode Voltage




Figure 29. Current Noise vs. Frequency




Figure 32. Supply Current vs. $P_{OWER\ DOWN}$ Voltage




Figure 30. V_{OS} Distribution




Figure 33. Input Offset Voltage vs. Temperature




Figure 34. Input Bias Current vs. Temperature




Figure 37. Output Saturation Voltage vs. Load Current




Figure 35. Output Swing vs. Load Resistance




Figure 38. 0.1% Settling Time




Figure 36. Output Swing vs. Load Resistance




Figure 39. Enable/Disable Time

CIRCUIT DESCRIPTION

The ADA4853-1 features a high slew rate input stage that is a true single-supply topology, capable of sensing signals at or below the minus supply rail. The rail-to-rail output stage can pull within 100 mV of either supply rail when driving light loads and within 0.22 V when driving 150 Ω. High speed performance is maintained at supply voltages as low as 2.65 V.

HEADROOM CONSIDERATIONS

This amplifier is designed for use in low voltage systems. To obtain optimum performance, it is useful to understand the behavior of the amplifiers as input and output signals approach the amplifier's headroom limits. The amplifier's input common-mode voltage range extends from the negative supply voltage (actually 200 mV below this), or from ground for single-supply operation, to within 1.2 V of the positive supply voltage.

Exceeding the headroom limit is not a concern for any inverting gain on any supply voltage, as long as the reference voltage at the amplifier's positive input lies within the amplifier's input common-mode range.

The input stage is the headroom limit for signals approaching the positive rail. Figure 40 shows a typical offset voltage vs. the input common-mode voltage for the ADA4853-1 on a 5 V supply. Accurate dc performance is maintained from approximately 200 mV below the minus supply to within 1.2 V of the positive supply. For high speed signals, however, there are other considerations. As the common-mode voltage gets within 1.2 V of positive supply, the amplifier responds well but the bandwidth begins to drop as the common-mode voltage approaches the positive supply. This can manifest itself in increased distortion or settling time. Higher frequency signals require more headroom than the lower frequencies to maintain distortion performance.




Figure 40. V_{OS} vs. Common-Mode Voltage, $V_S = 5\text{ V}$

For signals approaching the minus supply and inverting gain and high positive gain configurations, the headroom limit is the output stage. The ADA4853-1 uses a common emitter output stage. This output stage maximizes the available output range, limited by the saturation voltage of the output transistors. The saturation voltage increases with the drive current that the output transistor is required to supply due to the output transistor's collector resistance.

As the saturation point of the output stage is approached, the output signal shows increasing amounts of compression and clipping. As in the input headroom case, higher frequency signals require a bit more headroom than the lower frequency signals. Figure 21 illustrates this point by plotting the typical distortion vs. the output amplitude.

OVERLOAD BEHAVIOR AND RECOVERY

Input

The specified input common-mode voltage of the ADA4853-1 is 200 mV below the negative supply to within 1.2 V of the positive supply. Exceeding the top limit results in lower bandwidth and increased rise time. Pushing the input voltage of a unity-gain follower to less than 1.2 V from the positive supply leads to an increasing amount of output error as well as a much increased settling time. The recovery time from input voltages 1.2 V or closer to the positive supply is approximately 40 ns, which is limited by the settling artifacts caused by transistors in the input stage coming out of saturation.


The amplifiers do not exhibit phase reversal, even for input voltages beyond the voltage supply rails. Going more than 0.6 V beyond the power supplies turns on protection diodes at the input stage, which greatly increases the current draw of the devices.

APPLICATIONS

SINGLE-SUPPLY VIDEO AMPLIFIER

With low differential gain and phase errors and wide 0.1 dB flatness, the ADA4853-1 is an ideal solution for video applications. Figure 41 shows a typical video driver set for a noninverting gain of +2, where $R_F = R_G = 1\text{ k}\Omega$. The video amplifier input is terminated into a shunt $75\ \Omega$ resistor. At the output, the amplifier has a series $75\ \Omega$ resistor for impedance matching to the video load.

When operating in low voltage, single-supply applications, the input signal is only limited by the input stage headroom.




POWER SUPPLY BYPASSING

Attention must be paid to bypassing the power supply pins of the ADA4853-1. High quality capacitors with low equivalent series resistance (ESR), such as multilayer ceramic capacitors (MLCCs), should be used to minimize supply voltage ripple and power dissipation. A large, usually tantalum, $2.2\ \mu\text{F}$ to $47\ \mu\text{F}$ capacitor located in proximity to the ADA4853-1 is required to provide good decoupling for lower frequency signals. The actual value is determined by the circuit transient and frequency requirements. In addition, $0.1\ \mu\text{F}$ MLCC decoupling capacitors should be located as close to each of the power supply pins as is physically possible, no more than $\frac{1}{8}$ inch away. The ground returns should terminate immediately into the ground plane. Locating the bypass capacitor return close to the load return minimizes ground loops and improves performance.

LAYOUT

As is the case with all high speed applications, careful attention to printed circuit board (PCB) layout details prevents associated board parasitics from becoming problematic. The ADA4853-1 can operate up to 100 MHz; therefore, proper RF design techniques must be employed. The PCB should have a ground plane covering all unused portions of the component side of the board to provide a low impedance return path. Removing the ground plane on all layers from the area near and under the input and output pins reduces stray capacitance. Signal lines connecting the feedback and gain resistors should be kept as short as possible to minimize the inductance and stray capacitance associated with these traces. Termination resistors and loads should be located as close as possible to their respective inputs and outputs. Input and output traces should be kept as far apart as possible to minimize coupling (crosstalk) through the board. Adherence to microstrip or stripline design techniques for long signal traces (greater than 1 inch) is recommended. For more information on high speed board layout, go to: www.analog.com and www.analog.com/library/analogDialogue/archives/39-09/layout.html.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203-AB

Figure 42. 6-Lead Thin Shrink Small Outline Transistor Package [SC70] (KS-6)
Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Ordering Quantity	Package Option	Branding
ADA4853-1AKSZ-R2 ¹	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	250	KS-6	HEC
ADA4853-1AKSZ-R7 ¹	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	3,000	KS-6	HEC
ADA4853-1AKSZ-RL ¹	-40°C to +85°C	6-Lead Thin Shrink Small Outline Transistor Package (SC70)	10,000	KS-6	HEC

¹ Z = Pb-free part.

NOTES

ADA4853-1

NOTES