# **Document Title**

1M x16 bit Super Low Power and Low Voltage Full CMOS Static RAM

# **Revision History**

Revision No.	<u>History</u>	<b>Draft Date</b>	Remark
0.0	Initial draft	November 17, 2003	Preliminary
0.1	Revised - Changed ball name of E3 (Vss) & H6 (DNU) to NC Deleted 85ns Speed bin.	November 21, 2003	Preliminary
1.0	Finalize - Deleted 55ns Speed bin.	May 24, 2004	Final

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# 1M x 16 bit Super Low Power and Low Voltage Full CMOS Static RAM

#### **FEATURES**

• Process Technology: Full CMOS

• Organization: 1M x16

Power Supply Voltage: 1.65~1.95V
Low Data Retention Voltage: 1.0V(Min)

• Three State Outputs

• Package Type: 48-FBGA-6.00 x 7.00

#### **GENERAL DESCRIPTION**


The K6F1616R6C families are fabricated by SAMSUNG's advanced full CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

#### **PRODUCT FAMILY**

					ssipation		
Product Family	Operating Temperature	Vcc Range	Speed	Standby (Is <sub>B1</sub> , Typ.)	Operating (Icc1, Max)	PKG Type	
K6F1616R6C-F	Industrial(-40~85°C)	1.65~1.95V	70ns	1μA <sup>1)</sup>	3mA	48-FBGA-6.00x7.00	

<sup>1.</sup> Typical value are measured at Vcc=1.8V, Ta=25°C and not 100% tested.


#### PIN DESCRIPTION



48-FBGA: Top View (Ball Down)

Name	Function	Name	Function
CS <sub>1</sub> , CS <sub>2</sub>	Chip Select Inputs	Vcc	Power
ŌĒ	Output Enable Input	Vss	Ground
WE	Write Enable Input	UB	Upper Byte(I/O9~16)
A0~A19	Address Inputs	LB	Lower Byte(I/O1~8)
I/O1~I/O16	Data Inputs/Outputs	NC	No Connection

#### **FUNCTIONAL BLOCK DIAGRAM**



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



### **PRODUCT LIST**

Industrial Temperature Products(-40~85°C)					
Part Name	Function				
K6F1616R6C-FF70	48-FBGA, 70ns, 1.8V				

### **FUNCTIONAL DESCRIPTION**

CS <sub>1</sub>	CS <sub>2</sub>	OE	WE	LB	UB	I/O1~8	I/O9~16	Mode	Power
Н	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby				
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	Н	Н	High-Z	High-Z	Deselected	Standby
L	Н	Н	Н	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Dout	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Dout	Upper Byte Read	Active
L	Н	L	Н	L	L	Dout	Dout	Word Read	Active
L	Н	X <sup>1)</sup>	L	L	Н	Din	High-Z	Lower Byte Write	Active
L	Н	X <sup>1)</sup>	L	Н	L	High-Z	Din	Upper Byte Write	Active
L	Н	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

<sup>1.</sup> X means don't care. (Must be low or high state)

### **ABSOLUTE MAXIMUM RATINGS**(1)

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	Vin,Vout	-0.2 to Vcc+0.3V(Max. 2.6V)	V
Voltage on Vcc supply relative to Vss	Vcc	-0.2 to 2.6	V
Power Dissipation	Pb	1.0	W
Storage temperature	Тѕтс	-65 to 150	°C
Operating Temperature	TA	-40 to 85	°C

<sup>1.</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



### **RECOMMENDED DC OPERATING CONDITIONS**(1)

ltem	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	1.65	1.8	1.95	V
Ground	Vss	0	0	0	V
Input high voltage	ViH	1.4	-	Vcc+0.2 <sup>2)</sup>	V
Input low voltage	VIL	-0.23)	-	0.4	V

#### Note:

- 1. Ta=-40 to 85°C, otherwise specified
- 2. Overshoot: Vcc+2.0V in case of pulse width ≤20ns.
- 3. Undershoot: -2.0V in case of pulse width ≤20ns.
  4. Overshoot and Undershoot are sampled, not 100% tested.

# CAPACITANCE<sup>1)</sup> (f=1MHz, TA=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	CIN	Vin=0V	-	8	pF
Input/Output capacitance	Сю	Vio=0V	-	10	pF

<sup>1.</sup> Capacitance is sampled, not 100% tested

### DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ <sup>1)</sup>	Max	Unit
Input leakage current	ILI	Vin=Vss to Vcc	-1	-	1	μΑ
Output leakage current	ILO	CS1=VIH or CS2=VIL or OE=VIH or WE=VIL or LB=UB=VIH, VIO=Vss to Vcc	-1	-	1	μА
Average operating current	Icc1	Cycle time=1µs, 100%duty, IIo=0mA, CS1≤0.2V, LB≤0.2V or/and UB≤0.2V, CS2≥Vcc-0.2V, VIN≤0.2V or VIN≥Vcc-0.2V	-	-	3	mA
	ICC2	Cycle time=Min, Iio=0mA, 100% duty, CS1=VIL, CS2=VIH, LB=VIL or/and UB=VIL, VIN=VIL or VIH	-	-	22	mA
Output low voltage	Vol	IoL = 0.1mA	-	-	0.2	V
Output high voltage	Voн	IOH = -0.1mA	1.4	-	-	V
Standby Current(CMOS)	ISB1	Other input =0~Vcc 1) CS₁≥Vcc-0.2V, CS₂≥Vcc-0.2V(CS₁ controlled) or 2) 0V≤CS₂≤0.2V(CS₂ controlled)	-	1	20	μА


<sup>1.</sup> Typical value are measured at Vcc=1.8V, Ta=25°C and not 100% tested.



### **AC OPERATING CONDITIONS**

TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.2 to Vcc-0.2V
Input rising and falling time: 5ns
Input and output reference voltage: 0.9V
Output load(see right): CL=100pF+1TTL
CL=30pF+1TTL



- 1. Including scope and jig capacitance
- 2.  $R_1=3070\Omega$ ,  $R_2=3150\Omega$
- 3. VTM =1.8V

### AC CHARACTERISTICS (Vcc=1.65~1.95V, TA=-40 to 85°C)

			Spe	ed Bin		
Parameter List  Read cycle time		Symbol	7	0ns	Units	
			Min	n Max		
	Read cycle time	trc	70	-	ns	
	Address access time	taa	-	70	ns	
	Chip select to output	tco1, tco2	-	70	ns	
	Output enable to valid output	toE	-	35	ns	
	LB, UB valid to data output	tва	-	70	ns	
Read	Chip select to low-Z output	tLZ1, tLZ2	10	-	ns	
Neau	Output enable to low-Z output	toLz	5	-	ns	
	LB, UB enable to low-Z output	tBLZ	10	-	ns	
	Output hold from address change	toн	10	-	ns	
	Chip disable to high-Z output	tHZ1, tHZ2	0	25	ns	
	OE disable to high-Z output	tonz	0	25	ns	
	UB, LB disable to high-Z output	tBHZ	0	25	ns	
	Write cycle time	twc	70	-	ns	
	Chip select to end of write	tcw1, tcw2	60	-	ns	
	Address set-up time	tas	0	-	ns	
	Address valid to end of write	tAW	60	-	ns	
	Write pulse width	twp	50	-	ns	
Write	Write recovery time	twr	0	-	ns	
	Write to output high-Z	twnz	0	20	ns	
	Data to write time overlap	tow	30	-	ns	
	Data hold from write time	tDH	0	-	ns	
	End write to output low-Z	tow	5	-	ns	
	LB, UB valid to end of write	tBW	60	-	ns	

# **DATA RETENTION CHARACTERISTICS**

Item	Symbol	Test Condition	Min	Typ²)	Max	Unit
Vcc for data retention	Vdr	<del>CS</del> 1≥Vcc-0.2V <sup>1)</sup> , VIN≥0V	1.0	-	1.95	V
Data retention current	IDR	Vcc=1.2V, <del>CS</del> 1≥Vcc-0.2V <sup>1)</sup> , Vin≥0V	-	1.0	12	μА
Data retention set-up time	tsdr	See data retention waveform	0	-	-	nc
Recovery time	trdr	See data reterition wavelonn	tRC	-	-	ns

<sup>1. 1)</sup>  $\overline{CS}_1 \ge Vcc$ -0.2V,  $CS_2 \ge Vcc$ -0.2V( $\overline{CS}_1$  controlled) or


<sup>2.</sup> Typical values are measured at Ta=25°C and not 100% tested.




<sup>2)</sup>  $0 \le CS_2 \le 0.2V(CS_2 \text{ controlled})$ 

#### **TIMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled,  $\overline{CS}_1 = \overline{OE} = V_{IL}$ ,  $CS_2 = \overline{WE} = V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB} = V_{IL}$ )



### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)




#### NOTES (READ CYCLE)


- 1. tHZ and tOHZ are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels
- 2. At any given temperature and voltage condition, tHZ(Max.) is less than tLZ(Min.) both for a given device and from device to device interconnection.




# TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)



## TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)




#### TIMING WAVEFORM OF WRITE CYCLE(3) (UB, LB Controlled)




#### NOTES (WRITE CYCLE)

- 1. A write occurs during the overlap(twp) of low  $\overline{CS}1$  and low  $\overline{WE}$ . A write begins when  $\overline{CS}1$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS}1$  goes high and  $\overline{WE}$  goes high. The twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the  $\overline{CS}1$  going low to the end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change, twn is applied in case a write ends with  $\overline{\text{CS}}1$  or  $\overline{\text{WE}}$  going high.

#### **DATA RETENTION WAVE FORM**









# **PACKAGE DIMENSION**

Unit: millimeters


## 48 BALL FINE PITCH BGA(0.75mm ball pitch)

Top View






Side View



	Min	Тур	Max
Α	-	0.75	-
В	5.90	6.00	6.10
B1	-	3.75	-
С	6.90	7.00	7.10
C1	-	5.25	-
D	0.40	0.45	0.50
Е	-	-	1.00
E1	0.27	-	-
Υ	-	-	0.10

Detail A



#### Notes.

- 1. Bump counts: 48(8 row x 6 column)
- 2. Bump pitch:  $(x,y)=(0.75 \times 0.75)(typ.)$
- 3. All tolerence are  $\pm 0.050$  unless specified beside figure.
- 4. Typ: Typical
- 5. Y is coplanarity

