

### SPICE Device Model Si1404DH Vishay Siliconix

# N-Channel 25-V (D-S) MOSFET

#### **CHARACTERISTICS**

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS


- Apply for both Linear and Switching Application
- Accurate over the –55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

#### DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 to  $125^{\circ}$ C temperature ranges under the pulsed 0 to 5V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

#### SUBCIRCUIT MODEL SCHEMATIC

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

## SPICE Device Model Si1404DH Vishay Siliconix

SPECIFICATIONS (T <sub>J</sub> = 25°C UNLESS OTHERWISE NOTED)					
Parameter	Symbol	Test Conditions	Simulated Data	Measured Data	Unit
Static			•		
Gate Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	1		V
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS}$ = 5 V, $V_{GS}$ = 4.5 V	11		А
Drain-Source On-State Resistance <sup>a</sup>	r	$V_{GS}$ = 4.5 V, I <sub>D</sub> = 1.57 A	0.28	0.28	Ω
	r <sub>DS(on)</sub>	$V_{GS}$ = 2.5 V, I <sub>D</sub> = 1.39 A	0.33	0.36	
Forward Transconductance <sup>a</sup>	<b>g</b> <sub>fs</sub>	$V_{\rm DS}$ = 15 V, I <sub>D</sub> = 0.75 A	2.3	1.5	S
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	$I_{\rm S}$ = 1.23 A, $V_{\rm GS}$ = 0 V	0.76	0.85	V
Dynamic <sup>b</sup>					
Total Gate Charge	Qg	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_D$ = 1.57 A	1	1.3	nC
Gate-Source Charge	Q <sub>gs</sub>		0.31	0.31	
Gate-Drain Charge	Q <sub>gd</sub>		0.49	0.49	
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{\text{DD}}$ = 15 V, R <sub>L</sub> = 20 $\Omega$ I <sub>D</sub> $\cong$ 0.75 A, V <sub>GEN</sub> = 4.5 V, R <sub>G</sub> = 6 $\Omega$	12	11	ns
Rise Time	tr		15	18	
Turn-Off Delay Time	t <sub>d(off)</sub>		19	17	
Fall Time	t <sub>f</sub>		21	11	

Notes


a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%. b. Guaranteed by design, not subject to production testing.


VISHAY





### SPICE Device Model Si1404DH Vishay Siliconix


COMPARISON OF MODEL WITH MEASURED DATA (TJ=25°C UNLESS OTHERWISE NOTED)














Note: Dots and squares represent measured data.