CMOS 4-BIT MICROCONTROLLER

TMP47C212AN, TMP47C412AN

The 47C212A/412A are the high speed and high performance 4-bit single chip microcomputer with high breakdown voltage outputs of driving Vacuum Fluorescent Tube (VFT) directly which have pull-down resistors based on the TLCS-47 series.

PART No.	ROM	RAM	PACKAGE	OTP
TMP47C212AN	2048 × 8-bit	128 × 4-bit	SDIP42-P-600-1.78	TMP47P410AN
TMP47C412AN	4096 × 8-bit	256 × 4-bit		

FEATURES

- ◆4-bit single chip microcomputer
- ◆Instruction execution time : 1.9 μs (at 4.2 MHz)
- ◆90 basic instructions
  - Table look-up instructions
  - 5-bit to 8-bit data conversion instruction
- ◆Subroutine nesting : 15 levels max.
- ◆6 interrupt sources (External : 2, Internal : 4)
  All sources have independent latches each, and multiple interrupt control is available.
- ◆I/O port (35 pins)
  - Input 2 ports 5 pins
  - Output 5 ports 20 pins
  - I/O 3 ports 10 pins
- ◆Interval Timer
- ◆Two 12-bit Timer / Counters
  Timer, event counter, and pulse width measurement mode
- ◆Serial Interface with 4-bit buffer
  External / internal clock, and leading/trailing edge shift mode
- ◆High breakdown voltage outputs with pull-down resistor
  VFT direct drive capability (max. 42 V × 20 bits)
- ◆Hold function
  Battery / Capacitor back-up
- ◆Real Time Emulator : BM4721A

SDIP42-P-600-1.78



TMP47C212AN
TMP47C412AN
TMP47P410AN

PIN ASSIGNMENT (TOP VIEW)

SDIP42-P-600-1.78



BLOCK DIAGRAM



PIN FUNCTION

PIN NAME	Input/Output	FUNCTIONS	
K03 to K00	Input	4-bit input port	
P13 to P10	Output	4-bit output port with latch (High breakdown output) . 8-bit data are output by the 5-bit to 8-bit data conversion instruction [OUTB @HL].	
P23 to P20			
P43 to P40	Output	4-bit output port with latch (High breakdown voltage output)	
P53 to P50			
P63 to P60			
R72 to R70	I/O	3-bit I/O port with latch. When used as input port, the latch must be set to "1".	
R83 (T1)	I/O (Input)	4-bit I/O port with latch. When used as input port, external interrupt input pin, or Timer / Counter external input pin, the latch must be set to "1".	Timer / Counter 1 external input
R82 ($\overline{INT1}$)			External interrupt 1 input
R81 (T2)			Timer / Counter 2 external input
R80 ($\overline{INT2}$)			External interrupt 2 input
R92 ($\overline{SCK}$)	I/O (I/O)	3-bit I/O port with latch. when used as input port or serial port, the latch must be set to "1".	Serial clock I/O
R91 (SO)	I/O (Output)		Serial data output
R90 (SI)	I/O (Input)		Serial data input
XIN	Input	Resonator connecting pins. For inputting external clock, XIN is used and XOUT is opened.	
XOUT	Output		
$\overline{RESET}$	Input	Reset signal input	
$\overline{HOLD}$ ($\overline{KE0}$)	Input (Input)	Hold request / release signal input	Sense input
TEST	Input	Test pin for out-going test. Be opened or fixed to low level.	
VDD	Power Supply	+ 5 V	
VSS		0 V (GND)	
VKK		VFT drive power supply	

OPERATIONAL DESCRIPTION

The 47C212A/412A have high breakdown voltage output ports with pull-down resistor which are changed from the 47C200B/400B. The hardware configuration and operation are similar to the 47C200B/400B, except high breakdown voltage output ports with pull-down resistors, so refer to the technical data sheets for the 47C200B/400B.

The 47C212A/412A can not use the 47P410A as the OTP type without the external pull-down resisters. The technical data sheets for the 47P410A shall also be referred to.

1. I/O Ports

The 47C212A/412A have 10 I/O ports (35 pin) each as follows.

① K0	;	4-bit input
② P1, P2	;	4-bit output (High Breakdown voltage output)
③ P4, P5, P6	;	4-bit output (High Breakdown voltage output)
④ R7	;	3-bit input/output
⑤ R8	;	4-bit input/output (shared by external interrupt input and Timer/Counter input)
⑥ R9	;	3-bit input/output (shared by hold request/release signal input)
⑦ KE	;	1-bit sense input (shared by hold request/release signal input)

This section describes ports of ②, ③, ④ which are changed from the 47C200B/400B.

Table 1-1 lists the port address assignments and the I/O instructions that can access the ports.

The 47P410A can be used as OTP type but it is necessary to set the pull-down resistor externally. Threfore the technical data sheets for the 47P410A.

(1) Ports P1/P2 and Ports P4/P5/P6

These are 4-bit, with latch, high breakdown voltage output ports capable of directly driving Vacuum Fluorescent Tube (VFT). Latch data are read an input instruction is executed. During reset, the latch is initialized to "0".

Pull-down resistor is connected to the 20 pins of the five ports P1, P2, P4, P5 and P6 in a P-channel open drain configuration.

Each pin is connected to the VKK pin through pull-down resistor (80 kΩ) ; consequently, VFT can be driven by applying a minus voltage (35 V max.) to the VKK pin without connecting external resistor.

8-bit data can be output through ports P1 and P2 by using the 5-bit to 8-bit data conversion instruction ; therefore, these ports can also be effectively utilized as segment output pins.

Ports P4, P5 and P6 can be set and cleared in 1-bit units using the L-register indirect addressing bit manipulation instruction ; therefore, these ports can also be effectively utilized as digit output pins.

Figure 1-2 shows an example of driving a VFT 8-segment × 12-digit display.



Figure 1-1. Ports P1, P2, P4, P5, P6



Figure 1-2. Example of driving a VFT

(2) Port R7

The 3-bit I/O port with latch, when used as an input, the latch must be set to "1". The latch is initialized to "1" during the reset. "1" is written to it when an input instruction is executed. They are the same as those of the 47C200B/400B, except pin R73 is included actually in Port R7.

Table 1-1. Port Address Assignments and Available I/O Instructions

Port address (**)	Port		Input/Output instructions						
	Input (IP**)	Outpot (OP**)	IN %p, A IN %p, @HL	OUT A, %p OUT @HL,%p	OUT #k, %p	OUTB @HL	SET %p, b CLR %p, b	TEST %p, b TESTP %p, b	SET @L CLR @L TEST @L
00H	K0 input port	——	○	–	–	–	–	○	–
01	P1 output latch	P1 output port	○	○	○	○ *(Note2)*	○	○	–
02	P2 output latch	P2 output port	○	○	○	○ *(Note2)*	○	○	–
03	——	——	–	–	–	–	–	–	–
04	P4 output latch	P4 output port	○	○	○	–	○	○	○
05	P5 output latch	P5 output port	○	○	○	–	○	○	○
06	P6 output latch	P6 output port	○	○	○	–	○	○	○
07	R7 input port	R7 output port	○	○	○	–	○	○	○
08	R8 input port	R8 output port	○	○	○	–	○	○	–
09	R9 input port	R9 output port	○	○	○	–	○	○	–
0A	——	——	–	–	–	–	–	–	–
0B	——	——	–	–	–	–	–	–	–
0C	——	——	–	–	–	–	–	–	–
0D	——	——	–	–	–	–	–	–	–
0E	SIO, Hold status	——	○	–	–	–	–	○	–
0F	Serial receive buffer	Serial transmit buffer	○	○	○	–	–	–	–
10_H	Undefind	Hold operating mode control	–	○	–	–	–	–	–
11	Undefind	——	–	–	–	–	–	–	–
12	Undefind	——	–	–	–	–	–	–	–
13	Undefind	——	–	–	–	–	–	–	–
14	Undefind	——	–	–	–	–	–	–	–
15	Undefind	——	–	–	–	–	–	–	–
16	Undefind	——	–	–	–	–	–	–	–
17	Undefind	——	–	–	–	–	–	–	–
18	Undefind	——	–	–	–	–	–	–	–
19	Undefind	Interval Timer interrupt control	–	○	–	–	–	–	–
1A	Undefind	——	–	–	–	–	–	–	–
1B	Undefind	——	–	–	–	–	–	–	–
1C	Undefind	Timer/Counter 1 control	–	○	–	–	–	–	–
1D	Undefind	Timer/Counter 2 control	–	○	–	–	–	–	–
1E	Undefind	——	–	–	–	–	–	–	–
1F	Undefind	Serial interface control	–	○	–	–	–	–	–

Note 1. "——" means the reserved state. Unavailable for the user programs.

Note 2 . The 5-bit to 8-bit data conversion insruction [OUTB @HL], automatic access to ports P1 and P2.

INPUT/OUTPUT CIRCUITRY

(1) Control pins

The input/output circuitries of the 47C212A/412A control pins are similar to those of the 47C200B/400B.

(2) I/O ports

The input/output circuitries of the 47C212A/412A I/O ports are shown below, any one of the circuitries can be chosen by a code (NA, NB, NC) as a mask option.

PORT	I/O	INPUT/OUTPUT CIRCUITRY and CODE			REMARKS
		NA	NB	NC	
K0	Input				Pull-up/pull-down resistor R_{IN} = 70 kΩ (typ.) R = 1 kΩ (typ.)
P1 P2 P4 P5 P6	Output				Source open drain Initial "Hi-Z" High breakdown voltage Pull-down resistor R_K = 80 kΩ (typ.)
R7	I/O				Sink open drain Initial "Hi-Z" R = 1 kΩ (typ.)
R8 R9	I/O				Sink open drain Initial "Hi-Z" Hysteresis input R = 1 kΩ (typ.)

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS (V_{SS} = 0 V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V_{DD}		– 0.5 to 7	V
Input Voltage	V_{IN}		– 0.5 to V_{DD} + 0.5	V
Output Voltage	V_{OUT1}	Except sink open drain pin	– 0.5 to V_{DD} + 0.5	V
	V_{OUT2}	Sink open drain pin	– 0.5 to 10	
	V_{OUT3}	Source open drain pin	– 35 to V_{DD} + 0.5	
Output Current (Per 1 pin)	I_{OUT1}	Ports P1, P2	– 2	mA
	I_{OUT2}	Ports P4, P5, P6	– 25	
	I_{OUT3}	Ports R7, R8, R9	3.5	
Output current (Total)	ΣI_{OUT2}	Ports P4, P5, P6	– 100	mA
Power Dissipation [Topr = 70 °C]	PD		600	mW
Soldering Temperature (Time)	T_{sld}		260 (10 s)	°C
Storage Temprature	T_{stg}		– 55 to 125	°C
Oparating Temprature	T_{opr}		– 30 to 70	°C

RECOMMENDED OPERATING CONDITIONS (V_{SS} = 0 V, T_{opr} = – 30 to 70 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V_{DD}		In the Normal mode	4.5	6.0	V
			In the HOLD mode	2.0		
Input High Voltage	V_{IH1}	Except Hysteresis Input	$V_{DD} \geqq 4.5$ V	$V_{DD} \times 0.7$	V_{DD}	V
	V_{IH2}	Hysteresis Input		$V_{DD} \times 0.75$		
	V_{IH3}		$V_{DD} < 4.5$ V	$V_{DD} \times 0.9$		
Input Low Voltage	V_{IL1}	Except Hysteresis Input	$V_{DD} \geqq 4.5$ V	0	$V_{DD} \times 0.3$	V
	V_{IL2}	Hysteresis Input			$V_{DD} \times 0.25$	
	V_{IL3}		$V_{DD} < 4.5$ V		$V_{DD} \times 0.1$	
Clock Frequency	fc			0.4	4.2	MHz

Note. Input Voltage V_{IH3},V_{IL3} : in the HOLD mode

D.C. CHARACTERISTICS (V_{SS} = 0 V, V_{DD} = 4.5 to 6.0 V, T_{opr} = – 30 to 70 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V_{HS}	Hysteresis Input		—	0.7	—	V
Input Current	I_{IN1}	Port K0, TEST, RESET, HOLD	V_{DD} = 5.5 V, V_{IN} = 5.5 V / 0 V	—	—	± 2	μA
	I_{IN2}	Port R (open drain)					
Input Resistance	R_{IN1}	Port K0 with pull-up/poll-down		30	70	150	kΩ
	R_{IN2}	$\overline{RESET}$		100	220	450	
Output Leakage Current	I_{LO1}	Port R (Sink open drain)	V_{DD} = 5.5 V, V_{OUT} = 5.5 V	—	—	2	μA
	I_{LO2}	Port P (Source open drain)	V_{DD} = 5.5 V, V_{OUT} = – 32 V	—	—	– 2	
Output High Voltage	V_{OH2}	Ports P1, P2	V_{DD} = 4.5 V, I_{OH} = – 1.6 mA	2.4	—	–	V
	V_{OH3}	Ports P4, P5, P6	V_{DD} = 4.5 V, I_{OH} = – 10 mA	2.4	—	—	
Output Low Current	V_{OL}	Ports R7, R8, R9	V_{DD} = 4.5 V, I_{OL} = 1.6 mA	—	—	0.4	V
Pull-Down Resistance	R_K	Source open drain	V_{DD} = 5.5 V, V_{KK} = – 30 V	—	80	—	kΩ
Supply Current (in the Normal mode)	I_{DD}		V_{DD} = 5.5 V, fc = 4 MHz	—	3	6	mA
Supply Current (in the HOLD mode)	I_{DDH}		V_{DD} = 5.5 V	—	0.5	10	μA

Note 1. Typ. values show those at T_{opr} = 25 °C, V_{DD} = 5 V.

Note 2. Input Current I_{IN1}: The current through resistor is not included, when the pull-up/pull-down resistor is contained.

Note 3. Supply Current: V_{IN} = 5.3 V / 0.2 V
The K0 port is open when the pull-up / pull-down resistor is contained.
The voltage applied to the R port is within the valid range V_{IL} or V_{IH}.

A.C. CHARACTERISTICS

(V_{SS} = 0 V, V_{DD} = 4.5 to 6.0 V, T_{opr} = – 30 to 70 °C)

PARAMETER	SYMBOL	CONDTIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t_{cy}		1.9	—	20	μs
High Level Clock Pulse Width	t_{WCH}	For external clock operation	80	—	—	ns
Low Level Clock Pulse Width	t_{WCL}					
Shift Data Hold Time	t_{SDH}		0.5 t_{cy} – 300	—	—	ns

Note. Shift data Hold Time:

External circuit for $\overline{SCK}$ pin and SO pin



Serial port (completion of transmission)



RECOMMENDED OSCILLATING CONDITIONS

(V_{SS} = 0 V, V_{DD} = 4.5 to 6.0 V, T_{opr} = – 30 to 70 °C)

(1) 4 MHz

Ceramic Resonator

CSA4.00MG (MURATA) $C_{XIN} = C_{XOUT}$ = 30 pF

KBR-4.00MS (KYOCERA) $C_{XIN} = C_{XOUT}$ = 30 pF

Crystal Oscillator

204B-6F 4.0000 (TOYOCOM) $C_{XIN} = C_{XOUT}$ = 20 pF



(2) 400 kHz

Ceramic Resonator

CSB400B (MURATA) $C_{XIN} = C_{XOUT}$ = 220 pF, R_{XOUT} = 6.8 kΩ

KBR-400B (KYOCERA) $C_{XIN} = C_{XOUT}$ = 100 pF, R_{XOUT} = 10 kΩ



TYPICAL CHARACTERISTICS