

January 1993 Revised August 2000

SCAN182374A D-Type Flip-Flop with 25 Ω Series Resistor Outputs

General Description

The SCAN182374A is a high performance BiCMOS D-type flip-flop featuring separate D-type inputs organized into dual 9-bit bytes with byte-oriented clock and output enable control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features


- IEEE 1149.1 (JTAG) Compliant
- High performance BiCMOS technology
- \blacksquare 25 Ω series resistor outputs eliminate need for external terminating resistors
- Buffered positive edge-triggered clock
- 3-STATE outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)
- Includes CLAMP, IDCODE and HIGHZ instructions
- Additional instructions SAMPLE-IN, SAMPLE-OUT and
- Power up 3-STATE for hot insert
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN182374ASSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide

Device also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
AI ₍₀₋₈₎ , BI ₍₀₋₈₎ ACP, BCP	Data Inputs
ACP, BCP	Clock Pulse Inputs
\overline{AOE}_1 , \overline{BOE}_1	3-STATE Output Enable Inputs
$AO_{(0-8)}$, $BO_{(0-8)}$	3-STATE Outputs

Truth Tables

	Inputs		
ACP	AOE ₁ (Note 1)	AI ₍₀₋₈₎	AO ₍₀₋₈₎
Х	Н	Х	Z
~	L	L	L
~	L	Н	Н

	Inputs		
ВСР	BOE ₁ (Note 1)	BI ₍₀₋₈₎	BO ₍₀₋₈₎
X	Н	X	Z
~	L	L	L
~	L	Н	Н
1 11101111/-161	1	I Calc Lava a da a ca	

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial


Note 1: Inactive-to-active transition must occur to enable outputs upon

Functional Description

The SCAN182374A consists of two sets of nine edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable pins are common to all flip-flops. Each set of the nine flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the


LOW-to-HIGH Clock (ACP or BCP) transition. With the Output Enable (\overline{AOE}_1 or \overline{BOE}_1) LOW, the contents of the nine flip-flops are available at the outputs. When the Output Enable is HIGH, the outputs go to the high impedance state. Operation of the Output Enable input does not affect the state of the flip-flops.

Logic Diagram




Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Block Diagrams



Note: BSR stands for Boundary Scan Register



Block Diagrams (Continued) Byte-B TYPE1 BSR 18-26 NON-INVERTING FLIP-FLOP INSTRUCTION 3-STATE TYPE2 BSR 37 TYPE1 TYPE2

Note: BSR stands for BOUNDARY-SCAN Register

Description of BOUNDARY-SCAN Circuitry

BSR

38

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.

Bypass Register Scan Chain Definition




SCAN182374A Product IDCODE (32-Bit Code per IEEE 1149.1)

Version	Entity	Per	Manufacturer	Required
		Number	ID	by 1149.1
0000	111111	0000000111	00000001111	1
MSB		•		LSB

The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR \rightarrow EXIT1-IR \rightarrow UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.


Instruction Register Scan Chain Definition





 $\text{MSB} \to \text{LSB}$


BSR 36

Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
11111111	BYPASS
All Other	BYPASS









Description of BOUNDARY-SCAN Circuitry (Continued) BOUNDARY-SCAN Register Definition Index

Bit No.	Pin Name	Pin No.	Pin Type	Scan Cell Type	
41	ĀOE₁	3	Input	TYPE1	
40	ACP	54	Input	TYPE1	
39	AOE		Internal	TYPE2	Control
38	BOE ₁	26	Input	TYPE1	Signals
37	BCP	31	Input	TYPE1	
36	BOE		Internal	TYPE2	
35	AI ₀	55	Input	TYPE1	
34	Al ₁	53	Input	TYPE1	
33	Al ₂	52	Input	TYPE1	
32	Al ₃	50	Input	TYPE1	
31	Al ₄	49	Input	TYPE1	A–in
30	Al ₅	47	Input	TYPE1	
29	Al ₆	46	Input	TYPE1	
28	Al ₇	44	Input	TYPE1	
27	Al ₈	43	Input	TYPE1	
26	BI ₀	42	Input	TYPE1	
25	BI ₁	41	Input	TYPE1	
24	BI ₂	39	Input	TYPE1	
23	BI ₃	38	Input	TYPE1	
22	BI ₄	36	Input	TYPE1	B–in
21	BI ₅	35	Input	TYPE1	
20	BI ₆	33	Input	TYPE1	
19	BI ₇	32	Input	TYPE1	
18	BI ₈	30	Input	TYPE1	
17	AO ₀	2	Output	TYPE2	
16	AO ₁	4	Output	TYPE2	
15	AO ₂	5	Output	TYPE2	
14	AO ₃	7	Output	TYPE2	
13	AO ₄	8	Output	TYPE2	A-out
12	AO ₅	10	Output	TYPE2	
11	AO ₆	11	Output	TYPE2	
10	AO ₇	13	Output	TYPE2	
9	AO ₈	14	Output	TYPE2	
8	BO ₀	15	Output	TYPE2	
7	BO ₁	16	Output	TYPE2	
6	BO ₂	18	Output	TYPE2	
5	BO ₃	19	Output	TYPE2	
4	BO ₄	21	Output	TYPE2	B-out
3	BO ₅	22	Output	TYPE2	
2	BO ₆	24	Output	TYPE2	
1	BO ₇	25	Output	TYPE2	
0	BO ₈	27	Output	TYPE2	

-40°C to +85°C

Absolute Maximum Ratings(Note 2)

Recommended Operating Conditions

Free Air Ambient Temperature

-65°C to +150°C Storage Temperature Ambient Temperature under Bias -55°C to +125°C Junction Temperature under Bias

 -55°C to $+150^{\circ}\text{C}$ V_{CC} Pin Potential to Ground Pin -0.5V to +7.0VInput Voltage (Note 3) -0.5V to +7.0VInput Current (Note 3) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to +5.5Vin the HIGH State -0.5V to $V_{\mbox{\scriptsize CC}}$

Current Applied to Output

in LOW State (Max) Twice the Rated I_{OL} (mA)

DC Latchup Source Current -500 mA Over Voltage Latchup (I/O) 10V

ESD (HBM) Min. 2000V

Supply Voltage +4.5V to +5.5V Minimum Input Edge Rate $(\Delta V/\Delta t)$ 50 mV/ns Data Input Enable Input 20 mV/ns

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Parameter		v _{cc}	Min	Тур	Max	Units	Conditions
V _{IH}	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
V _{IL}	Input LOW Voltage					8.0	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Vol	Itage	Min			-1.2	V	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		Min	2.5			V	I _{OH} = -3 mA
			Min	2.0			V	I _{OH} = -32 mA
V _{OL}	Output LOW Voltage		Min			0.8	V	I _{OL} = 15 mA
I _{IH}	Input HIGH Current	All Others	Max			5	μΑ	V _{IN} = 2.7V (Note 4)
			Max			5	μΑ	$V_{IN} = V_{CC}$
		TMS, TDI Inputs	Max			5	μΑ	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Br	eakdown Test	Max			7	μΑ	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Br	reakdown Test (I/O)	Max			100	μΑ	V _{IN} = 5.5V
I _{IL}	Input LOW Current	All Others	Max			-5	μΑ	V _{IN} = 0.5V (Note 4)
			Max			-5	μΑ	V _{IN} = 0.0V
		TMS, TDI	Max			-385	μΑ	V _{IN} = 0.0V
V _{ID}	Input Leakage Test		0.0	4.75			V	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Curre	nt	Max			50	μΑ	V _{OUT} = 2.7V
I _{IL} + I _{OZL}	Output Leakage Curre	nt	Max			-50	μΑ	V _{OUT} = 0.5V
I _{OZH}	Output Leakage Curre	nt	Max			50	μΑ	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Curre	nt	Max			-50	μΑ	V _{OUT} = 0.5V
los	Output Leakage Current Output Short-Circuit Current		Max	-100		-275	mA	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage Current		Max			50	μΑ	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test		0.0			100	μΑ	V _{OUT} = 5.5V
								All Others Grounded
I _{CCH}	Power Supply Current		Max			250	μΑ	$V_{OUT} = V_{CC}$; TDI, TMS = V_{CC}
			Max			1.0	mA	$V_{OUT} = V_{CC}$; TDI, TMS = GND
I _{CCL}	Power Supply Current		Max			65	mA	$V_{OUT} = LOW; TDI, TMS = V_{CC}$
			Max			65.8	mA	$V_{OUT} = LOW; TDI, TMS = GND$
I _{CCZ}	Power Supply Current		Max			250	μΑ	TDI, TMS = V _{CC}
			Max			1.0	mA	TDI, TMS = GND
I _{CCT}	Additional I _{CC} /Input	All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
		TDI, TMS Inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
I _{CCD}	Dynamic I _{CC}	No Load	Max			0.2	mA/	Outputs Open
							MHz	One Bit Toggling, 50% Duty Cycle
Note 4: G	uaranteed not tested.							

AC Electrical Characteristics

Normal Operation

		V _{CC}	T _A =	= -40°C to +8	5°C	
Symbol	Parameter	(V)		$\boldsymbol{C_L} = 50~pF$		Units
		(Note 5)	Min	Тур	Max	
t _{PLH}	Propagation Delay	5.0	1.4	4.6	6.1	ns
t _{PHL}	CP to Q	5.0	2.1	4.9	6.8	115
t _{PLZ}	Disable Time	5.0	1.9	4.6	8.0	ns
t _{PHZ}		5.0	1.8	4.8	8.7	115
t _{PZL}	Enable Time	5.0	2.0	6.7	9.4	ns
t _{PZH}		3.0	1.4	6.0	8.2	115

Note 5: Voltage Range 5.0V ± 0.5V

AC Operating Requirements

Normal Operation

Symbol	Parameter	V _{CC} (V) (Note 6)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_L = 50 \text{ pF}$ Guaranteed Minimum	Units
t _S	Setup Time, H or L Data to CP	5.0	2.8	ns
t _H	Hold Time, H or L CP to Data	5.0	2.4	ns
t _W	CP Pulse Width	5.0	0.0	ns
f _{MAX}	Maximum ACP/BCP Clock Frequency	5.0	50	MHz

Note 6: Voltage Range is 5.0V ± 0.5V.

AC Electrical Characteristics

Scan Test Operation

	V _{CC}		T _A :			
Symbol	Parameter	(V)		$\textbf{C}_{\boldsymbol{L}} = \textbf{50 pF}$		Units
		(Note 7)	Min	Тур	Max	
t _{PLH}	Propagation Delay	5.0	2.9	5.8	9.5	ns
t _{PHL}	TCK to TDO	3.0	4.0	7.3	11.5	115
t _{PLZ}	Disable Time	5.0	1.9	5.6	10.0	20
t _{PHZ}	TCK to TDO	5.0	3.0	7.1	12.1	ns
t _{PZL}	Enable Time	5.0	4.4	8.4	13.2	20
t _{PZH}	TCK to TDO	5.0	2.7	6.4	10.9	ns
t _{PLH}	Propagation Delay	5.0	3.4	6.5	10.5	ns
t _{PHL}	TCK to Data Out during Update-DR State	5.0	4.3	8.1	12.7	115
t _{PLH}	Propagation Delay	5.0	3.9	7.8	12.8	ns
t _{PHL}	TCK to Data Out during Update-IR State	5.0	4.7	9.1	14.5	
t _{PLH}	Propagation Delay	5.0	4.7	9.5	15.6	ns
t _{PHL}	TCK to Data Out during Test Logic Reset State	5.0	5.6	10.9	17.4	110
t _{PLZ}	Disable Time	5.0	3.2	7.8	13.6	ns
t _{PHZ}	TCK to Data Out during Update-DR State	5.0	3.9	8.5	14.2	115
t _{PLZ}	Disable Time	5.0	3.2	8.6	15.0	
t _{PHZ}	TCK to Data Out during Update-IR State	5.0	3.8	9.3	15.6	ns
t _{PLZ}	Disable Time	5.0	4.2	10.2	18.0	
t _{PHZ}	TCK to Data Out during Test Logic Reset State	5.0	5.0	11.0	18.5	ns
t _{PZL}	Enable Time	5.0	5.0	9.6	15.3	
t _{PZH}	TCK to Data Out during Update-DR State	5.0	3.7	7.7	13.0	ns
t _{PZL}	Enable Time	5.0	5.3	10.8	17.4	
t _{PZH}	TCK to Data Out during Update-IR State	5.0	4.0	9.0	15.1	ns
t _{PZL}	Enable Time	5.0	6.2	12.6	20.4	n-
t _{PZH}	TCK to Data Out during Test Logic Reset State	5.0	4.7	10.7	18.1	ns

AC Operating Requirements

Scan Test Operation

Symbol	Parameter	V _{CC} (V)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $C_1 = 50 \text{ pF}$	Units
-		(Note 8)	Guaranteed Minimum	
t _S	Setup Time	5.0	0.7	
	Data to TCK (Note 9)	5.0	2.7	ns
t _H	Hold Time	5.0	3.1	ns
	Data to TCK (Note 9)	5.0	3.1	115
t _S	Setup Time, H or L	5.0	5.0	ns
	AOE ₁ , BOE ₁ to TCK (Note 10)	5.0	5.0	115
t _H	Hold Time, H or L	5.0	1.8	200
	TCK to \overline{AOE}_1 , \overline{BOE}_1 (Note 10)	5.0	1.0	ns
t _S	Setup Time, H or L	5.0	3.6	ns
	Internal AOE, BOE to TCK (Note 11)	5.0	3.0	113
t _H	Hold Time, H or L	5.0	2.1	ns
	TCK to Internal AOE, BOE (Note 11)	3.0	2.1	113
t _S	Setup Time	5.0	3.4	ns
	ACP, BCP (Note 12) to TCK	3.0	3.4	115
t _H	Hold Time	5.0	1.8	ns
	TCK to ACP, BCP (Note 12)	3.0	1.0	113
t _S	Setup Time, H or L	5.0	8.7	ns
	TMS to TCK	0.0	0.7	110
t _H	Hold Time, H or L	5.0	1.8	ns
	TCK to TMS	5.0	1.0	113
t _S	Setup Time, H or L	5.0	6.4	ns
	TDI to TCK	5.0	0.4	113
t _H	Hold Time, H or L	5.0	3.2	ns
	TCK to TDI	0.0	0.2	110
t _W	Pulse Width TCK H	5.0	8.2	ns
	L	5.0	11.2	113
f _{MAX}	Maximum TCK Clock Frequency	5.0	50	MHz
t _{PU}	Wait Time, Power Up to TCK	5.0	100	ns
t _{DN}	Power Down Delay	0.0	100	ms

Note 8: Voltage Range $5.0V \pm 0.5V$

Note 9: This delay represents the timing relationship between the data input and TCK at the associated scan cells numbered 0-8, 9-17, 18-26 and 27-35.

Note 10: Timing pertains to BSR 38 and 41 only.

Note 11: This delay represents the timing relationship between AOE/BOE and TCK for scan cells 36 and 39 only.

Note 12: Timing pertains to BSR 37 and 40 only.


 $\textbf{Note:} \ \textbf{All Input Timing Delays involving TCK are measured from the rising edge of TCK.}$

Capacitance

 $T_A = 25^{\circ}C$

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	5.8	pF	$V_{CC} = 0.0V$
C _{OUT} (Note 13)	Output Capacitance	13.8	pF	$V_{CC} = 5.0V$

Note 13: C_{OUT} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.



56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide Package Number MS56A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com