# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

$\qquad$ General Description
The MAX1124 is a monolithic 10-bit, 250Msps analog-to-digital converter (ADC) optimized for outstanding dynamic performance at high IF frequencies up to 500 MHz . The product operates with conversion rates of up to 250 Msps while consuming only 477 mW .
At 250Msps and an input frequency of 100 MHz , the MAX1124 achieves a spurious-free dynamic range (SFDR) of 71 dBc . Its excellent signal-to-noise ratio (SNR) of 57.1 dB at 10 MHz remains flat (within 1 dB ) for input tones up to 500 MHz . This makes the MAX1124 ideal for wideband applications such as digital predistortion in cellular base-station transceiver systems.
The MAX1124 requires a single 1.8 V supply. The analog input is designed for either differential or singleended operation and can be AC- or DC-coupled. The ADC also features a selectable on-chip divide-by-2 clock circuit, which allows the user to apply clock frequencies as high as 500 MHz . This helps to reduce the phase noise of the input clock source. A differential LVDS sampling clock is recommended for best performance. The converter's digital outputs are LVDS compatible, and the data format can be selected to be either two's complement or offset binary.
The MAX1124 is available in a 68-pin QFN with exposed paddle (EP) and is specified over the industrial $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range.
For pin-compatible, lower speed versions of the MAX1124, refer to the MAX1122 (170Msps) and the MAX1123 (210Msps) data sheets. For a pin-compatible 8 -bit version of the MAX1124, refer to the MAX1121 data sheet.

Applications
Wireless and Wired Broadband Communication
Cable-Head End Systems
Digital Predistortion Receivers
Communications Test Equipment
Radar and Satellite Subsystems Antenna Array Processing
_ Features

- 250Msps Conversion Rate
- SNR $=56.8 \mathrm{~dB} / 55.5 \mathrm{~dB}$ at $\mathrm{f} / \mathrm{N}=100 \mathrm{MHz} / 500 \mathrm{MHz}$
- SFDR $=71 \mathrm{dBc} / 63.8 \mathrm{dBc}$ at $\mathrm{f} / \mathrm{N}=100 \mathrm{MHz} / 500 \mathrm{MHz}$
- NPR $=54.8 \mathrm{~dB}$ at $\mathrm{f} \mathrm{NOTCH}=28.8 \mathrm{MHz}$
- Single 1.8V Supply
- 477mW Power Dissipation at 250Msps
- On-Chip Track-and-Hold and Internal Reference
- On-Chip Selectable Divide-by-2 Clock Input
- LVDS Digital Outputs with Data Clock Output
- Evaluation Kit Available (Order MAX1124EVKIT)

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :---: | :--- | :--- |
| MAX1124EGK | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 68 QFN-EP* |

*EP = Exposed paddle.

Pin Configuration


# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

## ABSOLUTE MAXIMUM RATINGS

AVcc to AGND
-0.3 V to +2.1 V
OVCc to OGND

- 0.3 V to +2.1 V
$A V_{c c}$ to $O V_{c c}$.
.-0.3 V to +2.1 V
AGND to OGND
. -0.3 V to +0.3 V
Analog Inputs to AGND $\qquad$ -0.3 V to ( AV CC +0.3 V )
Digital Inputs to AGND. -0.3 V to ( $\mathrm{AV} \mathrm{CC}+0.3 \mathrm{~V}$ ) REF, REFADJ to AGND
-0.3 V to (AVCC +0.3 V )
Digital Outputs to OGND
-0.3 V to ( $\mathrm{OV} \mathrm{CC}+0.3 \mathrm{~V}$ )
ESD on All Pins (Human Body Model)
.......................... $\pm 2000 \mathrm{~V}$
Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


## ELECTRICAL CHARACTERISTICS

$\left(A V_{C C}=O V_{C C}=1.8 \mathrm{~V}, \mathrm{AGND}=\mathrm{OGND}=0\right.$, fSAMPLE $=250 \mathrm{MHz}$, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega \pm 1 \%, C_{L}=5 p F, T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. $\geq 25^{\circ} \mathrm{C}$ guaranteed by production test, $<25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC ACCURACY |  |  |  |  |  |  |  |
| Resolution |  |  |  | 10 |  |  | Bits |
| Integral Nonlinearity | INL | (Note 1) |  | -2.4 | $\pm 0.8$ | +2.4 | LSB |
| Differential Nonlinearity | DNL | No missing codes (Note 1) |  | -1.0 | $\pm 0.5$ | +1.5 | LSB |
| Transfer Curve Offset | Vos | (Note 1) | $\mathrm{T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C}$ | -25 |  | +25 | LSB |
|  |  |  | (Note 2) | -37 |  | +37 |  |
| Offset Temperature Drift |  |  |  |  | $\pm 20$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| ANALOG INPUTS (INP, INN) |  |  |  |  |  |  |  |
| Full-Scale Input Voltage Range | $V_{\text {FS }}$ | (Note 1) |  | 1100 | 1250 | 1375 | mV P-P |
| Full-Scale Range Temperature Drift |  |  |  | 130 |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| Common-Mode Input Range | $V_{\text {CM }}$ |  |  | $\begin{gathered} 1.38 \\ \pm 0.18 \end{gathered}$ |  |  | V |
| Input Capacitance | CIN |  |  | 3 |  |  | pF |
| Differential Input Resistance | Rin |  |  | 3.00 | 4.3 | 6.25 | k $\Omega$ |
| Full-Power Analog Bandwidth | FPBW | Figure 8 |  | 600 |  |  | MHz |
| REFERENCE (REFIO, REFADJ) |  |  |  |  |  |  |  |
| Reference Output Voltage | VREFIO |  |  | 1.18 | 1.24 | 1.30 | V |
| Reference Temperature Drift |  |  |  |  | 90 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| REFADJ Input High Voltage | Vrefadj | Used to disable the internal reference |  | $\begin{gathered} \text { AVCC - } \\ 0.3 \end{gathered}$ |  |  | V |
| SAMPLING CHARACTERISTICS |  |  |  |  |  |  |  |
| Maximum Sampling Rate | fSAMPLE |  |  | 250 |  |  | MHz |
| Minimum Sampling Rate | fSAMPLE |  |  |  | 20 |  | MHz |

### 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{C C}=O V_{C C}=1.8 \mathrm{~V}, A G N D=O G N D=0, f_{S A M P L E}=250 \mathrm{MHz}\right.$, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega \pm 1 \%, C_{L}=5 p F, T_{A}=T_{\text {MIN }}$ to $T_{M A X}$, unless otherwise noted. $\geq 25^{\circ} \mathrm{C}$ guaranteed by production test, $<25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Duty Cycle |  | Set by clock management circuit |  | 40 to 60 |  | \% |
| Aperture Delay | $t_{\text {AD }}$ |  |  | 350 |  | ps |
| Aperture Jitter | $t_{\text {AJ }}$ |  |  | 0.2 |  | psRMS |
| CLOCK INPUTS (CLKP, CLKN) |  |  |  |  |  |  |
| Differential Clock Input Amplitude |  | (Note 2) | 200 | 500 |  | $m V_{P-P}$ |
| Clock Input Common-Mode Voltage Range |  |  |  | $\begin{array}{r} 1.15 \\ \pm 0.25 \end{array}$ |  | V |
| Clock Differential Input Resistance | RCLK |  |  | $\begin{aligned} & 11 \pm \\ & 25 \% \end{aligned}$ |  | k $\Omega$ |
| Clock Differential Input Capacitance | Cclk |  |  | 5 |  | pF |
| DYNAMIC CHARACTERISTICS (at -0.5dBFS) |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR | $\mathrm{fin}^{\text {I }}=10 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C}$ | 54.3 | 57.1 |  | dB |
|  |  | $\mathrm{fIN}=100 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C}$ | 54 | 56.8 |  |  |
|  |  | $\mathrm{fIN}=180 \mathrm{MHz}$ |  | 56.3 |  |  |
|  |  | $\mathrm{fiN}=500 \mathrm{MHz}$ |  | 55.5 |  |  |
| Signal-to-Noise and Distortion | SINAD | $\mathrm{fin}^{\prime}=10 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C}$ | 54 | 57 |  | dB |
|  |  | $\mathrm{fIN}^{\prime}=100 \mathrm{MHz}, \mathrm{T}_{\text {A }} \geq+25^{\circ} \mathrm{C}$ | 53.5 | 56.5 |  |  |
|  |  | $\mathrm{fiN}=180 \mathrm{MHz}$ |  | 56 |  |  |
|  |  | f IN $=500 \mathrm{MHz}$ |  | 55 |  |  |
| Spurious-Free Dynamic Range | SFDR | $\mathrm{fin}^{\prime}=10 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C}$ | 62.6 | 75 |  | dBc |
|  |  | $\mathrm{fIN}=100 \mathrm{MHz}, \mathrm{T}_{\mathrm{A}} \geq+25^{\circ} \mathrm{C}$ | 62 | 71 |  |  |
|  |  | $\mathrm{fin}_{\mathrm{N}}=180 \mathrm{MHz}$ |  | 68.3 |  |  |
|  |  | $\mathrm{fiN}=500 \mathrm{MHz}$ |  | 63.8 |  |  |
| Worst Harmonics (HD2 or HD3) |  | $\mathrm{f} / \mathrm{N}=10 \mathrm{MHz}$ |  | -75 |  | dBc |
|  |  | $\mathrm{fIN}=100 \mathrm{MHz}$ |  | -71 |  |  |
|  |  | $\mathrm{fin}^{\mathrm{N}}=180 \mathrm{MHz}$ |  | -68.3 |  |  |
|  |  | $\mathrm{fin}^{\mathrm{N}}=500 \mathrm{MHz}$ |  | -63.8 |  |  |
| Two-Tone Intermodulation Distortion | IMD 100 | $\mathrm{fin}_{\mathrm{I}}=99 \mathrm{MHz}$ at -7 dBFS , <br> $\mathrm{f} / \mathrm{N} 2=101 \mathrm{MHz}$ at -7 dBFS |  | -65 |  | dBc |
|  | IMD500 | $\mathrm{f}_{\mathrm{IN} 1}=498.5 \mathrm{MHz}$ at -7 dBFS , <br> $\mathrm{f}_{\mathrm{I}} \mathrm{N} 2=502.5 \mathrm{MHz}$ at -7 dBFS |  | -56 |  |  |
| LVDS DIGITAL OUTPUTS (D0P/N-D9P/N, DCLKP/N) |  |  |  |  |  |  |
| Differential Output Voltage | IVOD |  | 250 |  | 400 | mV |

### 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{C C}=O V_{C C}=1.8 \mathrm{~V}, A G N D=O G N D=0, f_{S A M P L E}=250 \mathrm{MHz}\right.$, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega \pm 1 \%, C_{L}=5 p F, T_{A}=T_{M I N}$ to $T_{M A X}$, unless otherwise noted. $\geq 25^{\circ} \mathrm{C}$ guaranteed by production test, $<25^{\circ} \mathrm{C}$ guaranteed by design and characterization. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Output Offset Voltage | OVOS |  | 1.125 |  | 1.310 | V |
| LVCMOS DIGITAL INPUTS (CLKDIV, $\overline{\text { T/B }}$ ) |  |  |  |  |  |  |
| Digital Input Voltage Low | VIL |  |  |  | $0.2 x$ $\mathrm{AV}_{\mathrm{CC}}$ | V |
| Digital Input Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.8 x$ <br> AVCC |  |  | V |
| TIMING CHARACTERISTICS |  |  |  |  |  |  |
| CLK to Data Propagation Delay | tpDL | Figure 4 |  | 1.5 |  | ns |
| CLK to DCLK Propagation Delay | tCPDL | Figure 4 |  | 2.85 |  | ns |
| Data Valid to DCLK Rising Edge | tCPDL tpDL | Figure 4 (Note 2) | 0.92 | 1.35 | 1.86 | ns |
| LVDS Output Rise-Time | trise | 20\% to $80 \%, C_{L}=5 p F$ |  | 460 |  | ps |
| LVDS Output Fall-Time | tFALL | 20\% to $80 \%, C_{L}=5 p F$ |  | 460 |  | ps |
| Output Data Pipeline Delay | tLATENCY |  |  | 8 |  | Clock cycles |
| POWER REQUIREMENTS |  |  |  |  |  |  |
| Analog Supply Voltage Range | AVCC |  | 1.7 | 1.8 | 1.9 | V |
| Digital Supply Voltage Range | OVCC |  | 1.7 | 1.8 | 1.9 | V |
| Analog Supply | IAVCC | $\mathrm{fin}=100 \mathrm{MHz}$ |  | 220 | 290 | mA |
| Digital Supply Current | Iovcc | $\mathrm{fin}=100 \mathrm{MHz}$ |  | 45 | 75 | mA |
| Analog Power Dissipation | PDISS | $\mathrm{fin}=100 \mathrm{MHz}$ |  | 477 | 657 | mW |
| Power-Supply Rejection Ratio (Note 3) | PSRR | Offset |  | 1.6 |  | $\mathrm{mV} / \mathrm{V}$ |
|  |  | Gain |  | 1.9 |  | \%FS/V |

Note 1: Static linearity and offset parameters are computed from a best-fit straight line through the code transition points. The fullscale range is defined as $1023 \times$ slope of the line.
Note 2: Parameter guaranteed by design and characterization; $T_{A}=T_{\text {MIN }}$ to $T_{M A X}$.
Note 3: PSRR is measured with both analog and digital supplies connected to the same potential.

### 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications

Typical Operating Characteristics

$\left(A V_{C C}=O V_{C C}=1.8 \mathrm{~V}, \mathrm{AGND}=\mathrm{OGND}=0\right.$, fSAMPLE $=250.0057 \mathrm{MHz},-0.5 \mathrm{dBFS}$; see TOCs for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega, T_{A}=+25^{\circ} \mathrm{C}$.)


FFT PLOT (8192-POINT DATA RECORD, COHERENT SAMPLING)


HD2/HD3 vs. ANALOG INPUT FREQUENCY
( SSAMPLE $=\mathbf{2 5 0 . 0 0 5 7 M H z}, A_{I N}=\mathbf{- 0 . 5 d B F S}$ )


FFT PLOT (8192-POINT DATA RECORD, COHERENT SAMPLING)


SNR vs. ANALOG INPUT FREQUENCY ( $\mathrm{f}_{\text {SAMPLE }}=\mathbf{2 5 0 . 0 0 5 7 M H z}, \mathrm{A}_{\mathrm{IN}}=\mathbf{- 0 . 5 d B F S}$ )


SNR vs. ANALOG INPUT AMPLITUDE (fSAMPLE $=\mathbf{2 5 0 . 0 0 5 7 M H z}, \mathrm{f} / \mathrm{N}=\mathbf{6 0 . 0 2 9 4 M H z}$ )


FFT PLOT (8192-POINT DATA RECORD, COHERENT SAMPLING)


SFDR vs. ANALOG INPUT FREQUENCY
(fsAMPLE $=\mathbf{2 5 0 . 0 0 5 7 M H z}, A_{I N}=\mathbf{- 0 . 5 d B F S}$ )


SFDR vs. ANALOG INPUT AMPLITUDE (fSAMPLE $=\mathbf{2 5 0 . 0 0 5 7 M H z}, \mathrm{f} / \mathrm{N}=\mathbf{6 0 . 0 2 9 4 M H z}$ )


# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

_Typical Operating Characteristics (continued)
$\left(A V_{C C}=O V C C=1.8 \mathrm{~V}, A G N D=O G N D=0\right.$, fSAMPLE $=250.0057 \mathrm{MHz},-0.5 \mathrm{dBFS}$; see TOCs for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega, T_{A}=+25^{\circ} \mathrm{C}$.)


HD2/HD3 vs. fsAMPLE ( $\mathrm{f}_{\mathrm{IN}}=\mathbf{6 0 . 0 3 2 9 4 M H z}, \mathrm{A}_{\mathrm{IN}}=\mathbf{- 0 . 5 d B F S}$ )


DIFFERENTIAL NONLINEARITY vs. DIGITAL OUTPUT CODE


SNR vs. fsAMPLE
( $\mathrm{f}_{\mathrm{IN}}=\mathbf{6 0 . 0 2 9 4 M H z ,} \mathrm{A}_{\mathrm{IN}}=\mathbf{- 0 . 5 d B F S}$ )


TWO-TONE IMD PLOT (8192-POINT DATA RECORD, COHERENT SAMPLING)


GAIN BANDWIDTH PLOT
(fSAMPLE $=\mathbf{2 5 0 . 0 0 5 7 M H z}, A_{I N}=\mathbf{- 0 . 5 d B F S}$ )


SFDR vs. fSAMPLE
( $\mathrm{f}_{\mathrm{I}}=\mathbf{6 0 . 0 2 9 4 \mathrm { MHz } , \mathrm { A } _ { \mathrm { IN } } = - 0 . 5 \mathrm { dBFS } ) ~}$


INTEGRAL NONLINEARITY vs. DIGITAL OUTPUT CODE


SNR vs. TEMPERATURE ( f IN $=\mathbf{6 5 . 0 3 4 4} \mathbf{M H z}$, $\mathrm{f}_{\text {SAMPLE }}=\mathbf{2 5 0 . 0 0 5 7} \mathrm{MHz}, \mathrm{A}_{\mathrm{IN}}=\mathbf{- 0 . 5 d B F S}$ )


### 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications

## Typical Operating Characteristics (continued)

$\left(A V_{C C}=O V C C=1.8 \mathrm{~V}, A G N D=O G N D=0\right.$, fSAMPLE $=250.0057 \mathrm{MHz},-0.5 \mathrm{dBFS}$; see TOCs for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega, T_{A}=+25^{\circ} \mathrm{C}$.)


# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

## Typical Operating Characteristics (continued)

$\left(A V_{C C}=O V_{C C}=1.8 \mathrm{~V}, \mathrm{AGND}=\mathrm{OGND}=0\right.$, fSAMPLE $=250.0057 \mathrm{MHz},-0.5 \mathrm{dBFS}$; see TOCs for detailed information on test conditions, differential input drive, differential sine-wave clock input drive, $0.1 \mu \mathrm{~F}$ capacitor on REFIO, internal reference, digital output pins differential $R_{L}=100 \Omega, T_{A}=+25^{\circ} \mathrm{C}$.)


Pin Description

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| $\begin{gathered} 1,6,11-14,20, \\ 25,62,63,65 \end{gathered}$ | AVCC | Analog Supply Voltage. Bypass each pin with a 0.1 HF capacitor for best decoupling results. |
| $\begin{gathered} 2,5,7,10,15,16, \\ 18,19,21,24,64 \\ 66,67, E P \end{gathered}$ | AGND | Analog Converter Ground. Connect the converter's exposed paddle (EP) to AGND. |
| 3 | REFIO | Reference Input/Output. With REFADJ pulled high through a $1 \mathrm{k} \Omega$ resistor, this I/O port allows an external reference source to be connected to the MAX1124. With REFADJ pulled low through the same $1 \mathrm{k} \Omega$ resistor, the internal 1.23 V bandgap reference is active. |
| 4 | REFADJ | Reference-Adjust Input. REFADJ allows for full-scale range adjustments by placing a resistor or trim potentiometer between REFADJ and AGND (decreases FS range) or REFADJ and REFIO (increases FS range). If REFADJ is connected to $A V_{C C}$ through a $1 \mathrm{k} \Omega$ resistor, the internal reference can be overdriven with an external source connected to REFIO. If REFADJ is connected to AGND through a $1 \mathrm{k} \Omega$ resistor, the internal reference is used to determine the full-scale range of the data converter. |
| 8 | INP | Positive Analog Input Terminal |
| 9 | INN | Negative Analog Input Terminal |
| 17 | CLKDIV | Clock Divider Input. This LVCMOS-compatible input controls which speed the converter's digital outputs are updated. CLKDIV has an internal pulldown resistor. <br> CLKDIV $=0$ : ADC updates digital outputs at one-half the input clock rate. <br> CLKDIV $=1:$ ADC updates digital outputs at the input clock rate. |
| 22 | CLKP | True Clock Input. This input requires an LVDS-compatible input level to maintain the converter's excellent performance. |
| 23 | CLKN | Complementary Clock Input. This input requires an LVDS-compatible input level to maintain the converter's excellent performance. |

### 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications

Pin Description (continued)

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 26, 45, 61 | OGND | Digital Converter Ground. Ground connection for digital circuitry and output drivers. |
| 27, 28, 41, 44, 60 | OVCC | Digital Supply Voltage. Bypass with a $0.1 \mu \mathrm{~F}$ capacitor for best decoupling results. |
| 29-32 | N.C. | No Connection. Do not connect to these pins. |
| 33 | DON | Complementary Output Bit 0 (LSB) |
| 34 | DOP | True Output Bit 0 (LSB) |
| 35 | D1N | Complementary Output Bit 1 |
| 36 | D1P | True Output Bit 1 |
| 37 | D2N | Complementary Output Bit 2 |
| 38 | D2P | True Output Bit 2 |
| 39 | D3N | Complementary Output Bit 3 |
| 40 | D3P | True Output Bit 3 |
| 42 | DCLKN | Complementary Clock Output. This output provides an LVDS-compatible output level and can be used to synchronize external devices to the converter clock. There is a 2.1 ns delay between CLKN and DCLKN. |
| 43 | DCLKP | True Clock Output. This output provides an LVDS-compatible output level and can be used to synchronize external devices to the converter clock. There is a 2.1 ns delay between CLKP and DCLKP. |
| 46 | D4N | Complementary Output Bit 4 |
| 47 | D4P | True Output Bit 4 |
| 48 | D5N | Complementary Output Bit 5 |
| 49 | D5P | True Output Bit 5 |
| 50 | D6N | Complementary Output Bit 6 |
| 51 | D6P | True Output Bit 6 |
| 52 | D7N | Complementary Output Bit 7 |
| 53 | D7P | True Output Bit 7 |
| 54 | D8N | Complementary Output Bit 8 |
| 55 | D8P | True Output Bit 8 |
| 56 | D9N | Complementary Output Bit 9 (MSB) |
| 57 | D9P | True Output Bit 9 (MSB) |
| 58 | ORN | Complementary Output for Out-of-Range Control Bit. If an out-of-range condition is detected, bit ORN flags this condition by transitioning low. |
| 59 | ORP | True Output for Out-of-Range Control Bit. If an out-of-range condition is detected, bit ORP flags this condition by transitioning high. |
| 68 | $\overline{\mathrm{T}} / \mathrm{B}$ | Two's Complement or Binary Output Format Selection. This LVCMOS-compatible input controls the digital output format of the MAX1124. $\bar{T} / B$ has an internal pulldown resistor. $\overline{\mathrm{T}} / \mathrm{B}=0$ : Two's complement output format <br> $\bar{T} / B=1$ : Binary output format |

# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 



Figure 1. MAX1124 Block Diagram


Figure 2. Simplified Analog Input Architecture

## Detailed Description-Theory of Operation

The MAX1124 uses a fully differential, pipelined architecture that allows for high-speed conversion, optimized accuracy and linearity, while minimizing power consumption and die size.
Both positive (INP) and negative/complementary analog input terminals (INN) are centered around a commonmode voltage of 1.4 V , and accept a differential analog input voltage swing of $\pm 0.3125 \mathrm{~V}$ each, resulting in a typical differential full-scale signal swing of 1.25 V P-p.
INP and INN are buffered prior to entering each track-and-hold ( $\mathrm{T} / \mathrm{H}$ ) stage and are sampled when the differential sampling clock signal transitions high. A 2-bit ADC following the first T/H stage then digitizes the signal, and controls a 2-bit digital-to-analog converter (DAC).


Figure 3. Simplified Reference Architecture
Digitized and reference signals are then subtracted, resulting in a fractional residue signal that is amplified before it is passed on to the next stage through another T/H amplifier. This process is repeated until the applied input signal has successfully passed through all stages of the 10-bit quantizer. Finally, the digital outputs of all stages are combined and corrected for in the digital correction logic to generate the final output code. The result is a 10-bit parallel digital output word in user-selectable two's complement or binary output formats with LVDScompatible output levels. See Figure 1 for a more detailed view of the MAX1124 architecture.

## 1．8V，10－Bit，250Msps Analog－to－Digital Converter with LVDS Outputs for Wideband Applications



Figure 4．System and Output Timing Diagram

## Analog Inputs（INP，INN）

INP and INN are the fully differential inputs of the MAX1124．Differential inputs usually feature good rejec－ tion of even－order harmonics，which allows for enhanced AC performance as the signals are progressing through the analog stages．The MAX1124 analog inputs are self－ biased at a common－mode voltage of 1.4 V and allow a differential input voltage swing of 1.25 V p－p．Both inputs are self－biased through $2.2 \mathrm{k} \Omega$ resistors，resulting in a typical differential input resistance of $4.4 \mathrm{k} \Omega$ ．It is recom－ mended to drive the analog inputs of the MAX1124 in AC－coupled configuration to achieve best dynamic per－ formance．See the AC－Coupled Analog Inputs section for a detailed discussion of this configuration．

## On－Chip Reference Circuit

The MAX1124 features an internal 1．23V bandgap ref－ erence circuit（Figure 3），which，in combination with an internal reference－scaling amplifier，determines the full－ scale range of the MAX1124．Bypass REFIO with a $0.1 \mu \mathrm{~F}$ capacitor to AGND．To compensate for gain errors or increase the ADC＇s full－scale range，the volt－ age of this bandgap reference can be indirectly adjust－ ed by adding an external resistor（e．g．，100k $\Omega$ trim potentiometer）between REFADJ and AGND or REFADJ and REFIO．See the Applications Information section for a detailed description of this process．


Figure 5．Simplified LVDS Output Architecture

Clock Inputs（CLKP，CLKN）
Designed for a differential LVDS clock input drive，it is recommended to drive the clock inputs of the MAX1124

# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

Table 1. MAX1124 Digital Output Coding

| INP ANALOG VOLTAGE LEVEL | INN ANALOG VOLTAGE LEVEL | OUT-OF-RANGE ORP (ORN) | BINARY DIGITAL OUTPUT CODE (D9-D0) | TWO'S COMPLEMENT DIGITAL OUTPUT CODE (D9-D0) |
| :---: | :---: | :---: | :---: | :---: |
| $>\mathrm{V}_{\mathrm{CM}}+0.3125 \mathrm{~V}$ | < VCM - 0.3125V | 1 (0) | 1111111111 <br> (exceeds positive full scale, OR set) | 0111111111 <br> (exceeds positive full scale, OR set) |
| VCM +0.3125 V | $V_{\text {CM }}-0.3125 \mathrm{~V}$ | 0 (1) | 1111111111 <br> (represents positive full scale) | 0111111111 <br> (represents positive full scale) |
| $V_{C M}$ | VCM | 0 (1) | $\begin{aligned} & 1000000000 \text { or } \\ & 0111111111 \\ & \text { (represents midscale) } \end{aligned}$ | $\begin{gathered} 0000000000 \text { or } \\ 1111111111 \\ \text { (represents midscale) } \end{gathered}$ |
| VCM -0.3125 V | $V_{C M}+0.3125 V$ | 0 (1) | 0000000000 (represents negative full scale) | 1000000000 (represents negative full scale) |
| $<\mathrm{V}_{\text {CM }}-0.3125 \mathrm{~V}$ | $>\mathrm{V}_{\mathrm{CM}}+0.3125 \mathrm{~V}$ | 1 (0) | 0000000000 (exceeds negative full scale, OR set) | 1000000000 (exceeds negative full scale, OR set) |

with an LVDS-compatible clock to achieve the best dynamic performance. The clock signal source must be a high-quality, low phase noise to avoid any degradation in the noise performance of the ADC. The clock inputs (CLKP, CLKN) are internally biased to 1.2 V , accept a differential signal swing of $0.2 \mathrm{VP}-\mathrm{P}$ to $1.0 \mathrm{VP}-\mathrm{P}$ and are usually driven in AC-coupled configuration. See the Differential, AC-Coupled Clock Input in the Applications Information section for more circuit details on how to drive CLKP and CLKN appropriately. Although not recommended, the clock inputs also accept a single-ended input signal.
The MAX1124 also features an internal clock management circuit (duty-cycle equalizer) that ensures that the clock signal applied to inputs CLKP and CLKN is processed to provide a $50 \%$ duty cycle clock signal, which desensitizes the performance of the converter to variations in the duty cycle of the input clock source. Note that the clock duty-cycle equalizer cannot be turned off externally and requires a minimum clock frequency of $>20 \mathrm{MHz}$ to work appropriately and according to data sheet specifications.

Clock Outputs (DCLKP, DCLKN)
The MAX1124 features a differential clock output, which can be used to latch the digital output data with an external latch or receiver. Additionally, the clock output
can be used to synchronize external devices (e.g., FPGAs) to the ADC. DCLKP and DCLKN are differential outputs with LVDS-compatible voltage levels. There is a 2.1ns delay time between the rising (falling) edge of CLKP (CLKN) and the rising edge of DCLKP (DCLKN). See Figure 4 for timing details.

## Divide-by-2 Clock Control (CLKDIV)

The MAX1124 offers a clock control line (CLKDIV), which supports the reduction of clock jitter in a system. Connect CLKDIV to OGND to enable the ADC's internal divide-by-2 clock divider. Data is now updated at onehalf the ADC's input clock rate. CLKDIV has an internal pulldown resistor and can be left open for applications that only operate with update rates one-half of the converter's sampling rate. Connecting CLKDIV to OVCC allows data to be updated at the speed of the ADC input clock.

## System Timing Requirements

Figure 4 depicts the relationship between the clock input and output, analog input, sampling event, and data output. The MAX1124 samples on the rising (falling) edge of CLKP (CLKN). Output data is valid on the next rising (falling) edge of the DCLKP (DCLKN) clock, but has an internal latency of nine clock cycles.

# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

Digital Outputs (D0P/N-D9P/N, DCLKP/N, ORP/N) and Control Input T/B
The digital outputs DOP/N-D9P/N, DCLKP/N, and ORP/N are LVDS compatible, and data on D0P/N-D9P/N is presented in either binary or two's complement format (Table 1). The $\bar{T} / B$ control line is an LVCMOS-compatible input, which allows the user to select the desired output format. Pulling $\bar{T} / B$ low outputs data in two's complement and pulling it high presents data in offset binary format on the 10-bit parallel bus. $\bar{T} / B$ has an internal pulldown resistor and may be left unconnected in applications using only two's complement output format. All LVDS outputs provide a typical voltage swing of 0.4 V around a common-mode voltage of approximately 1.2 V , and must be terminated at the far end of each transmission line pair (true and complementary) with 100 . The LVDS outputs are powered from a separate power supply, which can be operated between 1.7 V and 1.9 V .
The MAX1124 offers an additional differential output pair (ORP, ORN) to flag out-of-range conditions, where out of range is above positive or below negative full scale. An out-of-range condition is identified with ORP (ORN) transitioning high (low).
Note: Although differential LVDS reduces single-ended transients to the supply and ground planes, capacitive loading on the digital outputs should still be kept as low as possible. Using LVDS buffers on the digital outputs of the ADC when driving off-board may improve overall performance and reduce system timing constraints.


Figure 6. Circuit Suggestions to Adjust the ADC's Full-Scale Range

## Applications Information

Full-Scale Range Adjustments Using the Internal Bandgap Reference
The MAX1124 supports a full-scale adjustment range of $10 \%$ ( $\pm 5 \%$ ). To decrease the full-scale range, an external resistor value ranging from $13 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$ may be added between REFADJ and AGND. A similar approach can be taken to increase the ADCs full-scale range. Adding a variable resistor, potentiometer, or


Figure 7. Differential, AC-Coupled, PECL-Compatible Clock Input Configuration

# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 



Figure 8. Transformer-Coupled Analog Input Configuration with Secondary-Side Termination
predetermined resistor value between REFADJ and REFIO increases the full-scale range of the data converter. Figure 6 shows the two possible configurations and their impact on the overall full-scale range adjustment of the MAX1124. Do not use resistor values of less than $13 k \Omega$ to avoid instability of the internal gain regulation loop for the bandgap reference.

## Differential, AC-Coupled, PECL-Compatible Clock Input

The preferred method of clocking the MAX1124 is differentially with LVDS- or PECL-compatible input levels. To accomplish this, a $50 \Omega$ reverse-terminated clock signal source with low phase noise is AC-coupled into a fast differential receiver such as the MC100LVEL16 (Figure 7). The receiver produces the necessary PECL output levels to drive the clock inputs of the data converter.

Differential, AC-Coupled Analog Input An RF transformer provides an excellent solution to convert a single-ended source signal to a fully differential signal, required by the MAX1124 for optimum dynamic performance. In general, the MAX1124 provides the best SFDR and THD with fully differential input signals and it is not recommended to drive the ADC inputs in single-ended configuration. In differential input mode, even-order harmonics are usually lower since INP and INN are balanced, and each of the ADC inputs only requires half the signal swing compared to a single-ended configuration.
Figure 8 depicts a secondary-side termination of the $1: 1$ transformer into two separate $25 \Omega$ loads. Terminating the transformer in this fashion reduces the potential effects of transformer parasitics. The source impedance combined with the shunt capacitance provided by a PC board and the ADC's parasitic capacitance reduce the combined bandwidth to approximately 550 MHz .


Figure 9. Single-Ended AC-Coupled Analog Input Configuration

## Single-Ended, AC-Coupled Analog Input

Although not recommended, the MAX1124 can be used in single-ended mode (Figure 9). Analog signals can be AC-coupled to the positive input INP through a $0.1 \mu \mathrm{~F}$ capacitor and terminated with a $50 \Omega$ resistor to AGND. The negative input should be $25 \Omega$ reverse-terminated and AC grounded with a $0.1 \mu \mathrm{~F}$ capacitor.

## Grounding, Bypassing, and Board Layout Considerations

The MAX1124 requires board layout design techniques suitable for high-speed data converters. This ADC provides separate analog and digital power supplies. The analog and digital supply voltage pins accept input voltage ranges of 1.7 V to 1.9 V . Although both supply types can be combined and supplied from one source, it is recommended to use separate sources to cut down on performance degradation caused by digital switching currents, which can couple into the analog supply network. Isolate analog and digital supplies (AVCC and OVCC) where they enter the PC board with separate

# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 



NOTE: EACH POWER-SUPPLY PIN (ANALOG AND DIGITAL)
SHOULD BE DECOUPLED WITH AN INDIVIIDUAL 0.1 1 F CAPACITOR CLOSE TO THE ADC.
Figure 10. Grounding, Bypassing, and Decoupling Recommendations for the MAX1124
networks of ferrite beads and capacitors to their corresponding grounds (AGND, OGND).
To achieve optimum performance, provide each supply with a separate network of a $47 \mu \mathrm{~F}$ tantalum capacitor in parallel with $10 \mu \mathrm{~F}$ and $1 \mu \mathrm{~F}$ ceramic capacitors. Additionally, the ADC requires each supply pin to be bypassed with separate $0.1 \mu \mathrm{~F}$ ceramic capacitors (Figure 10). Locate these capacitors directly at the ADC supply pins or as close as possible to the MAX1124. Choose surface-mount capacitors, which are preferably located on the same side as the converter, to save space and minimize the inductance.
Multilayer boards with separated ground and power planes produce the highest level of signal integrity. Consider the use of a split ground plane arranged to match the physical location of analog and digital ground on the ADC's package. The two ground planes should be joined at a single point so the noisy digital ground currents do not interfere with the analog ground plane. A major concern with this approach are the dynamic currents that may need to travel long distances before they are recombined at a common source ground, resulting in large and undesirable ground loops. Ground loops can add to digital noise by coupling back to the analog front end of the converter, resulting in increased spur activity and a decreased noise performance.
Alternatively, all ground pins could share the same ground plane, if the ground plane is sufficiently isolated from any noisy, digital systems ground. To minimize the
effects of digital noise coupling, ground return vias can be positioned throughout the layout to divert digital switching currents away from the sensitive analog sections of the ADC. This does not require additional ground splitting, but can be accomplished by placing substantial ground connections between the analog front end and the digital outputs.
The MAX1124 is packaged in a 68-pin QFN-EP package (package code: G6800-4), providing greater design flexibility, increased thermal efficiency, and optimized AC performance of the ADC. The EP must be soldered down to AGND.
In this package, the data converter die is attached to an EP lead frame with the back of this frame exposed at the package bottom surface, facing the PC board side of the package. This allows a solid attachment of the package to the PC board with standard infrared (IR) flow soldering techniques.
Note that thermal efficiency is not the key factor, since the MAX1124 features low-power operation. The exposed pad is the key element to ensure a solid ground connection between the DAC and the PC board's analog ground layer.
Considerable care must be taken, when routing the digital output traces for a high-speed, high-resolution data converter. It is essential to keep trace lengths at a minimum and place minimal capacitive loading-less than 5 pF -on any digital trace to prevent coupling to sensitive analog sections of the ADC. It is recommended to run the LVDS output traces as differential lines

# 1.8V, 10-Bit, 250Msps Analog-to-Digital Converter with LVDS Outputs for Wideband Applications 

with $100 \Omega$ characteristic impedance from the ADC to the LVDS load device.

## Static Parameter Definitions

Integral Nonlinearity (INL)
Integral nonlinearity is the deviation of the values on an actual transfer function from a straight line. This straight line can be either a best straight-line fit or a line drawn between the end points of the transfer function, once offset and gain errors have been nullified. However, the static linearity parameters for the MAX1124 are measured using the histogram method with an input frequency of 10 MHz .

Differential Nonlinearly (DNL)
Differential nonlinearity is the difference between an actual step width and the ideal value of 1 LSB . A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. The MAX1124's DNL specification is measured with the histogram method based on a 10 MHz input tone.

## Dynamic Parameter Definitions

## Aperture Jitter

Figure 11 depicts the aperture jitter ( $\mathrm{t}_{\mathrm{AJ}}$ ), which is the sample-to-sample variation in the aperture delay.

## Aperture Delay

Aperture delay ( $\mathrm{t}_{\mathrm{AD}}$ ) is the time defined between the falling edge of the sampling clock and the instant when an actual sample is taken (Figure 11).

Signal-to-Noise Ratio (SNR)
For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resoIution ( N bits):

$$
\mathrm{SNR}_{\mathrm{dB}}[\max ]=6.02 \mathrm{~dB} \times \mathrm{N}+1.76 \mathrm{~dB}
$$

In reality, other noise sources such as thermal noise, clock jitter, signal phase noise, and transfer function nonlinearities are also contributing to the SNR calculation and should be considered when determining the SNR in ADC.

## Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to all spectral components excluding the fundamental and the DC offset. In case of the MAX1124, SINAD is computed from a curve fit.


Figure 11. Aperture Jitter/Delay Specifications

Spurious-Free Dynamic Range (SFDR) SFDR is the ratio of RMS amplitude of the carrier frequency (maximum signal component) to the RMS value of the next-largest noise or harmonic distortion component. SFDR is usually measured in dBc with respect to the carrier frequency amplitude or in dBFS with respect to the ADC's full-scale range.

## Two-Tone Intermodulation Distortion (IMD)

The two-tone IMD is the ratio expressed in decibels of either input tone to the worst 3rd-order (or higher) intermodulation products. The individual input tone levels are at -7 dB full scale.

Pin-Compatible Higher Speed/ Lower Resolution Versions

| PART | RESOLUTION <br> (Bits) | SPEED GRADE <br> (Msps) |
| :--- | :---: | :---: |
| MAX1122 | 10 | 170 |
| MAX1123 | 10 | 210 |
| MAX1121 | 8 | 250 |

## 1．8V，10－Bit，250Msps Analog－to－Digital Converter with LVDS Outputs for Wideband Applications

Package Information
（The package drawing（s）in this data sheet may not reflect the most current specifications．For the latest package outline information， go to www．maxim－ic．com／packages．）


