

ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

GENERAL DESCRIPTION




The ICS873032 is a high speed, high performance Differential-to-3.3V, 5V LVPECL/ECL Clock Generator and a member of the HiPerClockS™ family of High Performance Clock Solutions from ICS. The ICS873032

is characterized to operate from either a 3.3V for a 5V power supply.


FEATURES

- 1 differential 3.3V, 5V LVPECL / ECL output
- 1 differential PCLK, nPCLK input pair
- PCLK, nPCLK pair can accept the following differential input levels: LVPECL, LVDS, CML, SSTL
- Input frequency: 4GHz
- Translates any single ended input signal to 3.3V LVPECL levels with resistor bias on nPCLK input
- LVPECL mode operating voltage supply range: $V_{\rm CC} = 3.0 {\rm V}$ to 5.5V, $V_{\rm EE} = 0 {\rm V}$
- ECL mode operating voltage supply range: $V_{CC} = 0V$, $V_{EE} = -5.5V$ to -3.0V
- -40°C to 85°C ambient operating temperature
- Pin compatible with MC100EP32

BLOCK DIAGRAM



PIN ASSIGNMENT



ICS873032 8-Lead SOIC

3.90mm x 4.90mm x 1.37mm package body **M Package** Top View

ICS873032

8-Lead TSSOP, 118 mil 3mm x 3mm x 0.95mm package body G Package Top View

The Preliminary Information presented herein represents a product in prototyping or pre-production. The noted characteristics are based on initial product characterization. Integrated Circuit Systems, Incorporated (ICS) reserves the right to change any circuitry or specifications without notice.



HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

Number	Name	Ту	ре	Description
1	RESET	Input	Pulldown	Reset pin. Single-ended 100h LVPECL interface levels.
2	PCLK	Input	Pulldown	Clock input. Default LOW when left floating. LVPECL interface levels.
3	nPCLK	Input	Pulldown	Clock input. LVPECL interface levels.
4	$V_{_{\mathrm{BB}}}$	Output		Bias voltage.
5	V _{EE}	Power		Negative supply pin.
6, 7	nQ, Q	Output		Differential output pair. LVPECL interface levels.
8	V _{cc}	Power		Positive supply pin.

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
R _{PULLDOWN}	Input Pulldown Resistor			75		ΚΩ

TABLE 3. TRUTH TABLE

	Inputs	Outputs			
PCLK	nPCLK	RESET	Q	nQ	
Х	Х	Z	L	Н	
Z	nΖ	L	F	F	

Z = LOW to HIGH transistion nZ = HIGH to LOW transistion F = Divide by 2 Function




FIGURE 1. TIMING DIAGRAM



ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

ABSOLUTE MAXIMUM RATINGS

 $\begin{aligned} & \text{Supply Voltage, V}_{\text{CC}} & \text{6V (LVPECL mode, V}_{\text{EE}} = 0) \\ & \text{Negative Supply Voltage, V}_{\text{EE}} & \text{-6V (ECL mode, V}_{\text{CC}} = 0) \\ & \text{Inputs, V}_{\text{I}} \text{(LVPECL mode)} & \text{-0.5V to V}_{\text{CC}} + \text{0.5V} \\ & \text{Inputs, V}_{\text{I}} \text{(ECL mode)} & \text{0.5V to V}_{\text{FF}} - \text{0.5V} \end{aligned}$

Outputs, Io

Operating Temperature Range, TA -40° C to $+85^{\circ}$ C Storage Temperature, T_{STG} -65° C to 150° C Package Thermal Impedance, θ_{JA} 112.7°C/W (0 lfpm)

(Junction-to-Ambient) for 8 Lead SOIC

Package Thermal Impedance, θ_{JA} 101.7°C/W (0 m/s)

(Junction-to-Ambient) for 8 Lead TSSOP

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics, $V_{cc} = 3.0 V$ to 5.5 V; $V_{ee} = 0 V$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V _{cc}	Positive Supply Voltage		3.0	3.3	5.5	V
I _{EE}	Power Supply Current			22		mA

Table 4B. LVPECL DC Characteristics, $V_{CC} = 3.3V$; $V_{EE} = 0V$

Cumbal	Dawamatan			-40°C			25°C			85°C		I Inside
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	oltage; NOTE 1	2.175	2.275	2.38	2.225	2.295	2.37	2.295	2.33	2.365	V
V _{OL}	Output Low Vo	oltage; NOTE 1	1.405	1.545	1.68	1.425	1.52	1.615	1.44	1.535	1.63	V
V _{IH}	Input High Vol	tage(Single-Ended)	2.075		2.36	2.075		2.36	2.075		2.36	V
V _{IL}	Input Low Volt	age(Single-Ended)	1.43		1.765	1.43		1.765	1.43		1.765	V
V _{BB}	Output Voltage	e Reference	1.86		1.98	1.86		1.98	1.86		1.98	V
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Vol Common Mod	tage le Range; NOTE 2, 3	1.2		3.3	1.2		3.3	1.2		3.3	V
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μΑ
I _{IL}	Input Low Current	PCLK, nPCLK	-10			-10			-10			μΑ

Input and output parameters vary 1:1 with $V_{\rm CC}$: $V_{\rm EE}$ can vary +0.925V to -0.5V.

NOTE 1: Outputs terminated with 50Ω to V_{cc} - 2V.

NOTE 2: Common mode voltage is defined as V_{III}.

NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{CC} + 0.3V.



ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

Table 4C. LVPECL DC Characteristics, $V_{CC} = 5V$; $V_{EE} = 0V$

Cumbal	Davamatav			-40°C			25°C			85°C		I I mit m
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	oltage; NOTE 1	3.875	3.975	4.08	3.925	3.995	4.07	3.995	4.03	4.065	V
V _{OL}	Output Low Vo	oltage; NOTE 1	3.105	3.245	3.38	3.125	3.22	3.315	3.14	3.235	3.33	V
V _{IH}	Input High Vol	tage(Single-Ended)	3.775		4.06	3.775		4.06	3.775		4.06	V
V _{IL}	Input Low Volt	age(Single-Ended)	3.13		3.465	3.13		3.465	3.13		3.465	V
V _{BB}	Output Voltage	e Reference	3.56		3.68	3.56		3.68	3.56		3.68	V
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Vol Common Mod	tage le Range; NOTE 2, 3	1.2		5	1.2		5	1.2		5	V
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μA
I _{IL}	Input Low Current	PCLK, nPCLK	-10			-10			-10			μΑ

Input and output parameters vary 1:1 with V_{CC} . V_{EE} can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50Ω to V_{CC} - 2V. NOTE 2: Common mode voltage is defined as V_{IH} . NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is V_{CC} + 0.3V.

Table 4D. ECL DC Characteristics, $V_{CC} = 0V$; $V_{EE} = -5.5V$ to -3.0V

0	B			-40°C			25°C			85°C		11
Symbol	Parameter		Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
V _{OH}	Output High V	oltage; NOTE 1	-1.125	-1.025	-0.92	-1.075	-1.005	-0.93	-1.005	-0.97	-0.935	٧
V _{OL}	Output Low Vo	oltage; NOTE 1	-1.895	-1.755	-1.62	-1.875	-1.78	-1.685	-1.86	-1.765	-1.67	V
V _{IH}	Input High Vol	tage(Single-Ended)	-1.225		-0.94	-1.225		-0.94	-1.225		-0.94	V
V _{IL}	Input Low Volt	age(Single-Ended)	-1.87		-1.535	-1.87		-1.535	-1.87		-1.535	V
V _{BB}	Output Voltage	e Reference	-1.44		-1.32	-1.44		-1.32	-1.44		-1.32	٧
V _{PP}	Peak-to-Peak	Input Voltage	150	800	1200	150	800	1200	150	800	1200	mV
V _{CMR}	Input High Vol Common Mod	tage le Range; NOTE 2, 3	V _{EE} +1.2V		0	V _{EE} +1.2V		0	V _{EE} +1.2V		0	V
I _{IH}	Input High Current	PCLK, nPCLK			150			150			150	μA
I _{IL}	Input Low Current	PCLK, nPCLK	-10			-10			-10			μA

Input and output parameters vary 1:1 with $V_{\rm cc}$. $V_{\rm EE}$ can vary +0.925V to -0.5V. NOTE 1: Outputs terminated with 50 Ω to $V_{\rm cc}$ - 2V. NOTE 2: Common mode voltage is defined as $V_{\rm in}$.

NOTE 3: For single-ended applications, the maximum input voltage for PCLK, nPCLK is $V_{CC} + 0.3V$.



ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

Table 5. AC Characteristics, $V_{\text{CC}} = 0V$; $V_{\text{EE}} = -5.5V$ to -3.0V or $V_{\text{CC}} = 3.0$ to 5.5V; $V_{\text{EE}} = 0V$

Symbol	Parameter -		-40°C		25°C		85°C			Units		
Symbol			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Ullits
f _{MAX}	Input Frequency			TBD			4			TBD		GHz
$t_{\scriptscriptstyle{ extsf{PD}}}$	Propagation Delay; NO	TE 1		TBD			400			TBD		ps
t _{RR}	Set/Reset Recovery			TBD			175			TBD		ps
t _R /t _F	Output Rise/Fall Time	20% to 80%		TBD			160			TBD		ps
t _{PW}	Pulse Width	RESET		TBD			500			TBD		ps

All parameters are measured at $f \le 1.7$ GHz, unless otherwise noted.


NOTE 1: Measured from the differential input crossing point to the differential output crossing point.




ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR


PARAMETER MEASUREMENT INFORMATION






OUTPUT LOAD AC TEST CIRCUIT


DIFFERENTIAL INPUT LEVEL





PROPAGATION DELAY

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD



OUTPUT RISE/FALL TIME




HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 2 shows how the differential input can be wired to accept single ended levels. The reference voltage $V_REF = V_{cc}/2$ is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and $V_{\rm CC}$ = 3.3V, V_REF should be 1.25V and R2/R1 = 0.609.



TERMINATION FOR 3.3V LVPECL OUTPUTS

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

FOUT and nFOUT are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive

 50Ω transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




FIGURE 3A. LVPECL OUTPUT TERMINATION




FIGURE 3B. LVPECL OUTPUT TERMINATION

ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

LVPECL CLOCK INPUT INTERFACE

The PCLK /nPCLK accepts LVPECL, CML, SSTL and other differential signals. Both V_{SWING} and V_{OH} must meet the V_{PP} and V_{CMR} input requirements. *Figures 5A to 5F* show interface examples for the HiPerClockS PCLK/nPCLK input driven by the most common driver types. The input interfaces suggested

here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.




FIGURE 4A. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY AN OPEN COLLECTOR CML DRIVER




FIGURE 4B. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A BUILT-IN PULLUP CML DRIVER




FIGURE 4C. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN BY A 3.3V LVPECL DRIVER




FIGURE 4D. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVPECL DRIVER WITH AC COUPLE




FIGURE 4E. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY AN SSTL DRIVER




FIGURE 4F. HIPERCLOCKS PCLK/nPCLK INPUT DRIVEN
BY A 3.3V LVDS DRIVER



ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

POWER CONSIDERATIONS

This section provides information on power dissipation and junction temperature for the ICS873032. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS873032 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{cc} = 5.5V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = V_{CC MAX} * I_{EE MAX} = 5.5V * 22mA = 121mW
- Power (outputs)_{MAX} = 30.94mW/Loaded Output pair
 If all outputs are loaded, the total power is 1 * 30.94mW = 30.94mW

Total Power _{MAX} (5.5V, with all outputs switching) = 121mW + 30.94mW = 151.9mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for HiPerClockS TM devices is 125 $^{\circ}$ C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A = Ambient Temperature$

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6A below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.152\text{W} * 103.3^{\circ}\text{C/W} = 100.7^{\circ}\text{C}$. This is well below the limit of 125°C .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6A. Thermal Resistance $\theta_{\rm JA}$ for 8-pin SOIC, Forced Convection

θ _{JA} by Velocity (Linear Feet per Minute)					
	0	200	500		
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W		
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W		

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 6B. Thermal Resistance θ_{JA} for 8-pin TSSOP, Forced Convection

θ_{JA} by Velocity	(Meters per Sec	ond)		
	0	1	2	
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W	


ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

LVPECL output driver circuit and termination are shown in Figure 5.



To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} - 2V.

• For logic high,
$$V_{OUT} = V_{OH_MAX} = V_{CC_MAX} - 0.935V$$

$$(V_{CC_MAX} - V_{OH_MAX}) = 0.935V$$

• For logic low,
$$V_{OUT} = V_{OL_MAX} = V_{CC_MAX} - 1.67V$$

$$(V_{CC_MAX} - V_{OL_MAX}) = 1.67V$$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

$$Pd_H = [(V_{OH_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - (V_{CC_MAX} - V_{OH_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OH_MAX}) = [(2V - 0.935V)/50\Omega] * 0.935V = \textbf{19.92mW}$$

$$Pd_L = [(V_{OL_MAX} - (V_{CC_MAX} - 2V))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_{L}] * (V_{CC_MAX} - V_{OL_MAX}) = [(2V - 1.67V)/50\Omega] * 1.67V = 11.02mW$$

Total Power Dissipation per output pair = $Pd_H + Pd_L = 30.94mW$



ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

RELIABILITY INFORMATION

Table 7A. θ_{JA} vs. Air Flow Table for 8 Lead SOIC

θ_{JA} by Velocity (Linear Feet per Minute)

0200500Single-Layer PCB, JEDEC Standard Test Boards153.3°C/W128.5°C/W115.5°C/WMulti-Layer PCB, JEDEC Standard Test Boards112.7°C/W103.3°C/W97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

Table 7B. $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead TSSOP}$

θ_{JA} by Velocity (Meters per Second)					
	0	1	2		
Multi-Layer PCB, JEDEC Standard Test Boards	101.7°C/W	90.5°C/W	89.8°C/W		

TRANSISTOR COUNT

The transistor count for ICS873032 is: 165



HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8A. PACKAGE DIMENSIONS

SYMBOL	Millin	neters
STWIBOL	MINIMUN	MAXIMUM
N	8	3
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 [BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

PACKAGE OUTLINE - G SUFFIX FOR 8 LEAD TSSOP




TABLE 8B. PACKAGE DIMENSIONS

SYMBOL	Millimeters		
STWIBOL	Minimum	Maximum	
N	8		
А		1.10	
A1	0	0.15	
A2	0.79	0.97	
b	0.22	0.38	
С	0.08	0.23	
D	3.00 BASIC		
E	4.90 BASIC		
E1	3.00 BASIC		
е	0.65 BASIC		
e1	1.95 BASIC		
L	0.40	0.80	
α	0°	0° 8°	
aaa		0.10	

Reference Document: JEDEC Publication 95, MO-187



ICS873032

HIGH SPEED, ÷2 DIFFERENTIAL-TO-3.3V, 5V LVPECL/ECL CLOCK GENERATOR

TABLE 9. ORDERING INFORMATION

Part/Order Number	Marking	Package	Count	Temperature
ICS873032AM	873032AM	8 lead SOIC	96 per tube	-40°C to 85°C
ICS873032AMT	873032AM	8 lead SOIC on Tape and Reel	2500	-40°C to 85°C
ICS873032AG	032	8 lead TSSOP	96 per tube	-40°C to 85°C
ICS873032AGT	032	8 lead TSSOP on Tape and Reel	2500	-40°C to 85°C

The aforementioned trademark, HiPerClockS™ is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.