




# FIFO REGISTER

- INDEPENDENT ASYNCHRONOUS INPUTS AND OUTPUTS
- 3-STATE OUTPUTS
- EXPANDABLE IN EITHER DIRECTION
- STATUS INDICATORS ON INPUT AND OUTPUT
- RESET CAPABILITY
- STANDARDIZED, SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIF. UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
  I<sub>I</sub> = 100nA (MAX) AT V<sub>DD</sub> = 18V T<sub>A</sub> = 25°C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

#### **DESCRIPTION**

HCF40105B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP packages.

HCF40105B is a low power first-in-first-out (FIFO) "elastic" storage register that can store 164-bit words. It is capable of handling input and output data at different shifting rates. This feature makes it particularly useful as a buffer between asynchronous systems. Each word position in the register is clocked by a control flip-flop, which stores a marker bit. "1" signifies that the position's data is filled and "0" denotes a vacancy in that




#### **ORDER CODES**

PACKAGE	TUBE	T & R
DIP	HCF40105BEY	


position. The control flip-flop detects the state of the preceding flip-flop and communicates its own status to the succeeding flip-flop. When a control flip flop is in the "0" state and sees a "1" in the preceding flip-flop, it generates a clock pulse that transfers data from the preceding four data latches into its own four data latches and resets the preceding flip-flop to "0". The first and last control flip-flops have buffered outputs. Since all empty locations "bubble" automatically to the input end, and all valid data ripples through to the output end, the status of the first control flip-flop (DATA-IN READY) indicates if the FIFO is full, and the status of the last flip-flop (DATA-OUT READY) indicates if the FIFO contains data. As the earliest data is removed from the bottom of the data stack (the output and), all data entered later will automatically propagate (ripple) toward the output.

#### **PIN CONNECTION**



October 2002 1/12


## **INPUT EQUIVALENT CIRCUIT**



## **PIN DESCRIPTION**

PIN No	SYMBOL	NAME AND FUNCTION
1	3-STATE CONTROL	3-State Control
2	DIR	Data-In Ready
3	SI	Shift In
15	SO	Shift Out
14	DOR	Data-Out Ready
4, 5, 6, 7	D0 to D3	Input Buffers
13, 12, 11, 10	Q0 to Q3	Output Buffers
9	MR	Master Reset
8	VSS	Negative Supply Voltage
16	VDD	Positive Supply Voltage

# **FUNCTIONAL DIAGRAM**




## **TRUTH TABLE**


	CONTRO	L INPUTS		PRESET MODE	ACTION
CLR	APE	SPE	CI/CE	PRESET MODE	ACTION
Н	Н	Н	Н		Inhibit Counter
Н	Н	Н	L	Synchronous	Count Down
Н	Н	L	Х		Preset on Next Positive Clock Transition
Н	L	X	X	Acynobronous	Preset Asynchronously
L	X	Χ	Х	Asynchronous	Clear to Maximum Count

X : Don't Care
Clock connected to Clock input
Synchronous Operation : changes occur on negative to positive clock transitions.

## **LOGIC DIAGRAM**



## **TIMING CHART**



## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	-0.5 to +22	V
V <sub>I</sub>	DC Input Voltage	-0.5 to V <sub>DD</sub> + 0.5	V
I <sub>I</sub>	DC Input Current	± 10	mA
P <sub>D</sub>	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T <sub>op</sub>	Operating Temperature	-55 to +125	°C
T <sub>stg</sub>	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V<sub>SS</sub> pin voltage.

# RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
$V_{DD}$	Supply Voltage	3 to 20	V
V <sub>I</sub>	Input Voltage	0 to V <sub>DD</sub>	V
T <sub>op</sub>	Operating Temperature	-55 to 125	°C

# **DC SPECIFICATIONS**

	Test Condition		Value										
Symbol	Parameter	VI	٧o	I <sub>O</sub>	V <sub>DD</sub>	Т	A = 25°	С	-40 to	85°C	-55 to	125°C	Unit
		(V)	(V)	(μ <b>A</b> )	(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
ال	Quiescent Current	0/5			5		0.04	5		150		150	
		0/10			10		0.04	10		300		300	^
		0/15			15		0.04	20		600		600	μΑ
		0/20			20		0.08	100		3000		3000	
V <sub>OH</sub>	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95		V
		0/15		<1	15	14.95			14.95		14.95		
V <sub>OL</sub>	Low Level Output	5/0		<1	5		0.05			0.05		0.05	
	Voltage	10/0		<1	10		0.05			0.05		0.05	V
		15/0		<1	15		0.05			0.05		0.05	
V <sub>IH</sub>	High Level Input		0.5/4.5	<1	5	3.5			3.5		3.5		
	Voltage		1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		
V <sub>IL</sub>	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10			3		3		3	V
			13.5/1.5	<1	15			4		4		4	
I <sub>OH</sub>	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		
	Current	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		Λ
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		mA
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
l <sub>OL</sub>	Output Sink	0/5	0.4	<1	5	0.44	1		0.36		0.36		
-	Current	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		mΑ
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
I <sub>I</sub>	Input Leakage Current	0/18	Any In	put	18		±10 <sup>-5</sup>	±0.1		±1		±1	μΑ
CI	Input Capacitance		Any In	put			5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with  $V_{DD}$ =5V, 2V min. with  $V_{DD}$ =10V, 2.5V min. with  $V_{DD}$ =15V


 $\textbf{DYNAMIC ELECTRICAL CHARACTERISTICS} \ (T_{amb} = 25^{\circ}C, \ \ C_{L} = 50 pF, \ R_{L} = 200 K\Omega, \ \ t_{r} = t_{f} = 20 \ ns)$ 


		Test Condition			Value (*)			
Symbol	Parameter	V <sub>DD</sub> (V)		Min.	Тур.	Max.		
t <sub>PHL</sub>	Propagation Delay Time	5			185	370		
1111	Shift-out or Reset to Data	10			90	180	ns	
	out Ready	15			65	130		
t <sub>PHL</sub>	Propagation Delay Time	5			160	320		
11112	Shift-in to Data-in Ready	10			65	130	ns	
		15			45	90		
t <sub>PZH</sub> t <sub>PLZ</sub>	Propagation Delay Time 3-State Control to Data-out	5			140	280		
		10			60	120	ns	
		15			40	80		
t <sub>PHZ</sub> t <sub>PLZ</sub>	Propagation Delay Time _	5			100	200		
	3-State Control to data-out	10			50	100	ns	
		15			40	80		
t <sub>PLH</sub>	Ripple-trough Delay Input	5			2	4		
	to Output	10			1	2	μs	
		15			0.7	1.4		
t <sub>THL</sub> t <sub>TLH</sub>	Transition Time	5			100	200		
	10			50	100	ns		
	15			40	80			
f <sub>l</sub>	f <sub>I</sub> Shift-in or Shift-out Rate	5			1.5	3		
	10			3	6	MHz		
	15			4	8			
t <sub>WH</sub>	Shift-in Pulse Width	5		200	100			
		10		80	40		ns	
		15		60	30			
t <sub>WL</sub>	Shift-out Pulse Width	5		360	180			
		10		160	80		ns	
		15		100	50			
t <sub>r</sub>	Shift-in or Shift-out Rise	5				15		
	Time	10				15	μs	
		15				15		
t <sub>f</sub>	Shift-in Fall Time	5				15		
		10				15	μs	
		15				15		
t <sub>f</sub>	Shift-out Fall Time	5				15		
		10				5	μs	
		15				5		
t <sub>setup</sub> Data Setup Time	Data Setup Time	5		0				
		10		0			ns	
		15		0			]	
t <sub>hold</sub>	Data Hold Time	5		350	175			
		10		150	75		ns	
		15		120	60		]	
t <sub>WL</sub>	Data-in Ready Pulse Width	5			260	520		
		10			100	120	ns	
		15			70	140	1	

Comple at	Bananatan	Test Condition			Value (*)			
Symbol	Parameter	V <sub>DD</sub> (V)		Min.	Тур.	Max.		
t <sub>WL</sub>	Data-out Ready Pulse	5			220	440		
	Width	10			90	180	ns	
		15			665	130		
t <sub>WH</sub>	Master Reset Pulse Width	5		200	100			
		10		90	45		ns	
		15		60	30			

<sup>(\*)</sup> Typical temperature coefficient for all V<sub>DD</sub> value is 0.3 %/°C.

# TYPICAL APPLICATION: EXPANSION, 4 BIT-WIDE-BY-16 N-BITS LONG.





#### TYPICAL APPLICATION: EXPANSION, 8 BITS-WIDE-BY-16 N-BITS LONG.

#### **APPLICATION INFORMATION**

#### LOADING DATA

Data can be entered whenever the DATA-IN READY (DIR) flag is high by a low to high transition on the SHIFT-IN (SI) input. This input must go low momentarily before the next word is accepted by the FIFO. The DIR flag will go low momentarily until the data has been transferred to the second location. The flag will remain low when all 16-word locations are filled with valid data, and further pulses on the SI input will be ignored until DIR goes high.

#### **UNLOADING DATA**

As soon as the first word has rippled to the output, DATA-OUT READY (DOR) goes high, and data can be removed by a falling edge on the SO input. This falling edge causes the DOR signal to go low while the word on the output is dumped and the next word moves to the output. As long as valid data is available in the FIFO, the DOR signal will go high again signifying that the next word is ready at the output. When the FIFO is empty, DOR will remain low, and any further commands will be ignored until a "1" marker ripples down to the last control register, when DOR goes high. Unloading of data is inhibited while the 3-state control input is high. The 3-state control signal should not be shifted from high to low (data outputs turned on)

while the SHIFT-OUT is at logic "0". This level change causes the first word to be shifted out (unloaded) immediately and the data to be lost.

#### **CASCADING**

HCF40105B can be cascaded to form longer registers simply by connecting the DIR to SO and DOR to SI. In the cascaded mode, a MASTER RESET pulse must be applied after the supply voltage is turned on. For words wider than 4-bits, the DIR and the DOR outputs must be gated together with AND gates. Their outputs drive the SI and SO inputs in parallel, if expanding is done in both directions.


### 3-STATE OUTPUTS

In order to facilitate data busing, 3-state outputs are provided on the data output lines, while the load condition of the register can be detected by the state of the DOR output.

#### MASTER RESET

A high on the MASTER RESET (MR) sets all the control logic marker bits to "0". DOR goes low and DIR goes high. The contents of the data register do not change, only declared invalid, and will be superseded when the first word is loaded.


## **TEST CIRCUIT**




TEST	SWITCH
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	$V_{DD}$
t <sub>PZH</sub> , t <sub>PHZ</sub>	V <sub>SS</sub>

 $C_L$  = 50pF or equivalent (includes jig and probe capacitance)  $R_L$  = 200K $\Omega$   $R_T$  =  $Z_{OUT}$  of pulse generator (typically 50 $\Omega$ )


# WAVEFORM 1: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)



# WAVEFORM 2: OUTPUT ENABLE AND DISABLE TIME (f=1MHz; 50% duty cycle)




# WAVEFORM 3: MINIMUM SETUP AND HOLD TIME (f=1MHz; 50% duty cycle)



# Plastic DIP-16 (0.25) MECHANICAL DATA

DIM.		mm.				
DIWI.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	0.77		1.65	0.030		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
E		8.5			0.335	
е		2.54			0.100	
e3		17.78			0.700	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z			1.27			0.050



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com