# AN1149NFHK

# 6-ch DC-DC Converter

### Overview


4 channels of step-up, 1 channel of step-down and 1 channel of step-up/down voltage, 6 channels in total have been integrated onto a single chip. Each channel can be remote-controlled and work with two dry cells. A high precision output voltage can be obtained thanks to the accurate reference of  $V_{REF} \pm 1\%$ .

#### Features


- Low voltage operation (1.5 V min.)
- High precision reference voltage (±1%)
- Remote control for each channel

#### Applications

• Digital still cameras



#### Block Diagram



#### Pin Descriptions

Pin No.	Symbol	Description	Pin No.	Symbol	Description
1	SRIN	Regulator amplifier input pin	27	EO 6	Output pin for part-6 error amplifier
2	IN-1	Inverse input for part-1 error amplifier	28	IN+6	Non-inverted input pin for part-6 error amplifier
3	EO 1	Output for part-1 error amplifier	29	IN-6	Inverted input pin for part-6 error amplifier
4	IN-2	Inverse input for part-2 error amplifier	30	EO 5	Output pin for part-5 error amplifier
5	SGND	Signal GND pin	31	IN-5	Inverted input pin for part-5 error amplifier
6	EO 2	Output for part-2 error amplifier	32	SV <sub>CC</sub>	Supply voltage application pin for signal block
7	FB 3	CH 3 output voltage detection pin	33	IN-4	Inverted input pin for part-4 error amplifier
8	IN-3	Inverse input for part-3 error amplifier	34	FB 4	CH 4 output voltage detection pin
9	EO 3	Output for part block-3 error amplifier	35	EO 4	Output pin for part-4 error amplifier
10	PV <sub>CC1</sub>	Voltage application pin 1 for output block	36	UDSW	Step-down output setup pin for CH 3
11	PGND1	Output GND pin 1	37	SCP	Short-circuit protection time constant
12	SS-1	CH 1 soft start setting pin			setup capacitance connection pin for CH 2-6
13	Out-1	Push-pull output pin for out-1 block	38	СТ	Oscillator frequency setup capacitor
14	V <sub>BAT</sub>	Battery voltage application pin			connection pin
15	SS-2	CH 2 soft start setting pin	39	RT	Oscillator frequency setup resistor
16	Out-2	Totem pole output pin for out-2 block			connection pin
17	SS-3	CH 3 soft start setting pin	40	V <sub>REF</sub>	Reference voltage output pin
18	Out-3	Totem pole output pin for out-3 block	41	SCP 1	Output short-circuit protection time constant
19	Out-4	Totem pole output pin for out-4 block			setup capacitor connection pin for CH 1
20	SS-4	CH 4 soft start setting pin	42	CTL 6	CH 6. on-off control pin
21	Out-5	Totem pole output pin for out-5 block	43	CTL 5	CH 5. on-off control pin
22	SS-5	CH 5 soft start setting pin	44	CTL 34	CH 3, CH 4. on-off control pin
23	Out-6	Totem pole output pin for out-6 block	45	CTL 2	CH 2. on-off control pin
24	SS-6	CH 6 soft start setting pin	46	CTL 1	CH 1. on-off control pin
25	PGND2	Output GND pin 2	47	SRFB	Regulator amplifier output voltage detection pin
26	PV <sub>CC2</sub>	Voltage application pin 2 for output block	48	SRDV	Regulator amplifier drive pin

#### Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage	SV <sub>CC</sub>	9.2	V
Power $V_{CC1}$ allowable application voltage	PV <sub>CC1</sub>	9.2	V
Power $V_{CC2}$ allowable application voltage	PV <sub>CC2</sub>	9.2	V
Battery input allowable application voltage	V <sub>BAT</sub>	9.2	V
Allowable application voltage to regulator output voltage detection input pin	V <sub>SRFB</sub>	SV <sub>CC</sub>	V

Note) 1. Do not apply external currents or voltages to any pins not specifically mentioned.

For the circuit currents, '+' denotes current flowing into the IC, and '-' denotes current flowing out of the IC.

2. Except for the power dissipation, operating ambient temperature and storage temperature, all ratings are for  $T_a = 25^{\circ}C$ .

#### Absolute Maximum Ratings (continued)

Parameter	Symbol	Rating	Unit
Step up / down switch input allowable application voltage *2	V <sub>UDSW</sub>	SV <sub>CC</sub>	V
Allowable application voltage to output voltage detection input 3	V <sub>FB3</sub>	SV <sub>CC</sub>	V
Allowable application voltage to output voltage detection input 4	V <sub>FB4</sub>	SV <sub>CC</sub>	V
Allowable application voltage to control input 1	V <sub>CTL1</sub>	$V_{BAT}$	V
Allowable application voltage to control input 2	V <sub>CTL2</sub>	SV <sub>CC</sub>	V
Allowable application voltage to control input 3, 4	V <sub>CTL34</sub>	SV <sub>CC</sub>	V
Allowable application voltage to control input 5	V <sub>CTL5</sub>	SV <sub>CC</sub>	V
Allowable application voltage to control input 6	V <sub>CTL6</sub>	SV <sub>CC</sub>	V
Error amplifier allowable application voltage to input pin	V <sub>IN</sub>	-0.2 to SV <sub>CC</sub>	V
Supply current	I <sub>CC</sub>	_	mA
Output 2 allowable peak current	I <sub>OP2</sub>	±400	mA
Output 3 allowable peak current	I <sub>OP3</sub>	±400	mA
Output 4 allowable peak current	I <sub>OP4</sub>	±400	mA
Output 5 allowable peak current	I <sub>OP5</sub>	±400	mA
Output 6 allowable peak current	I <sub>OP6</sub>	±400	mA
Output 1 allowable sequence current	I <sub>O1</sub>	-50	mA
Output 2 allowable sequence current	I <sub>O2</sub>	±100	mA
Output 3 allowable sequence current	I <sub>O3</sub>	±100	mA
Output 4 allowable sequence current	I <sub>O4</sub>	±100	mA
Output 5 allowable sequence current	I <sub>O5</sub>	±100	mA
Output 6 allowable sequence current	I <sub>O6</sub>	±100	mA
Reference voltage allowable application current	I <sub>REF</sub>	-5	mA
Power dissipation *1	P <sub>D</sub>	160	mW
Operating ambient temperature	T <sub>opr</sub>	-20 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

Note) 1. Do not apply external currents or voltages to any pins not specifically mentioned.

For the circuit currents, '+' denotes current flowing into the IC, and '-' denotes current flowing out of the IC.

2. Except for the power dissipation, operating ambient temperature and storage temperature, all ratings are for  $T_a = 25^{\circ}C$ .

3. \*1:  $T_a = 85^{\circ}C$ . For the independent IC without a heat sink. Note that applications must observe the derating curve for the relationship between the IC power consumption and the ambient temperature.

\*2: Allowable application voltage shall be 8.2 V or less when  $SV_{CC} \ge 8.2$  V.

# Recommended Operating Range

Parameter	Symbol	Range	Unit
Supply voltage	V <sub>BAT</sub>	1.5 to 9	V
	SV <sub>CC</sub>	4.5 to 9	V

## Recommended Operating Conditions

Parameter	Symbol	Range	Unit
Out-1 source current	I <sub>OUT1</sub>	30 (max.)	mA
Out-2 to Out-6 peak current	I <sub>OUT2 to 6</sub>	-400 to 400	mA
Timing resistance	R <sub>T</sub>	8 to 100	kΩ
Timing capacitance	CT	560 (fixed)	pF
Oscillation frequency	f <sub>OUT</sub>	100 to 1000	kHz
Short-circuit protection time constant setting capacitance	C <sub>SCP1,2</sub>	1 000 (min.)	pF

# Electrical Characteristics at $V_{BAT} = 3 V$ , $SV_{CC} = PV_{CC1} = PV_{CC2} = 5 V$ , $C_{REF} = 0.1 \mu F$ , $T_a = 25^{\circ}C$

Parameter	Symbol	Condition	ns	Min	Тур	Max	Unit
Reference voltage							
Reference voltage	V <sub>REF</sub>	$I_{REF} = -0.1 \text{ mA}$		1.247	1.26	1.273	V
Line regulation	Line	$V_{CC} = 4.5 \text{ V}$ to 9 V		—	3	20	mV
Load regulation	Load	$I_{\text{REF}} = -0.1 \text{ mA to} -$	-1 mA	-20	-5	—	mV
SV <sub>CC</sub> low voltage protection							
Circuit operation start voltage	SV <sub>CCON</sub>			3.9	4.1	4.3	V
Circuit operation stop voltage	SV <sub>CCOFF</sub>			3.7	3.9	4.1	V
V <sub>BAT</sub> low voltage protection							
Circuit operation start voltage	V <sub>BATON</sub>			1.36	1.43	1.5	V
Circuit operation stop voltage	V <sub>BATOFF</sub>			1.33	1.39	1.45	V
Oscillator							
CH 1 oscillation frequency at startup	f <sub>ST</sub>	CT = 560 pF		55	80	105	kHz
		$SV_{CC} = PV_{CC1} = PV$	$_{\rm CC2} = 1 \text{ V}$				
CH 1 to CH 6 oscillation frequency	f <sub>OUT1 to 6</sub>	$RT = 20 k\Omega$		490	540	590	kHz
		CT = 560 pF					
Output block	1						
CH 1 to CH 6 output maximum	D <sub>U1 to 6</sub>	$RT = 20 k\Omega$	CH 4	78	84	90	%
duty ratio		CT = 560 pF	except CH 4	82	88	94	%
CH 1 output duty ratio at startup	D <sub>UST</sub>	CT = 560 pF		60	68	76	%
		$SV_{CC} = PV_{CC1} = PV$	$_{\rm CC2} = 1 \text{ V}$				
Output high voltage 1 (CH 1)	V <sub>OH1</sub>	$I_{OUT1} = 20 \text{ mA}$		$V_{CC}-2$		—	V
Output source current	I <sub>OL1</sub>	$V_{OUT1} = 0.7 V$		20			mA
Output high voltage 2 to 6 (CH 2 to CH 6)	V <sub>OH2 to 6</sub>	$I_{OUT2 \text{ to } 6} = -0.1 \text{ mA}$	۱	$V_{CC} - 1$		—	V
Output low voltage 2 to 6 (CH 2 to CH 6)	V <sub>OL2 to 6</sub>	$I_{OUT2 \text{ to } 6} = 0.1 \text{ mA}$				1	V

Output block (continued)         Image: Continued of the standard sta	Electrical Characteristics at $V_{BAT}$	r = 3 V, SV	$V_{\rm CC} = PV_{\rm CC1} = PV_{\rm CC2} = 5 \text{ V}, C_{\rm R}$	$_{\rm EF} = 0.1  \mu F,$	$T_a = 25$	°C (con	tinued)
	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Output block (continued)						
(CH 2, CH 3, CH 5, CH 6)         International constraints         Internation constraints         Inte		V <sub>OHS3,4</sub>	$I_{OUT3, 4} = -0.1 \text{ mA}$	V <sub>CC</sub> -1			V
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		V <sub>OLS2 to 6</sub>	$I_{OUT2, 3, 5, 6} = 0.1 \text{ mA}$	-		1.0	V
Error amplifier (CH 1 to CH 6)         VTH1 to 6         1.241         1.26         1.279         V           Input threshold voltage 1 to 6         VTH1 to 6         -0.22         -0.12         -0.1         -         V           High-level output voltage 1 to 6         VEBU to 6         -0.22         -0.12         -         V           Low-level output voltage 1 to 6         VEBU to 6         -         -         -         0.2         V           Output source current 1 to 6         Isot to 6         -         -         -         -         m           CH 6 offset voltage         VOFF6         -         -         -         m         m           CH 1 short-circuit protection circuit block         -         -         -         m         m           CH 1 short-circuit protection circuit block         -         -         -         0.1         N           Latch threshold voltage         VLTH         0.27         0.3         0.33         N           Pin voltage at standby         VSTB1         -         -         0.1         N           Charge current         I_CHG1         VSCP1 = 0 V         -3.1         -2.4         -1.7         p.0           Pin voltage at standby <td< td=""><td>CH 3 output setup block</td><td>1</td><td></td><td>I</td><td></td><td></td><td></td></td<>	CH 3 output setup block	1		I			
Error amplifier (CH 1 to CH 6)           Input threshold voltage 1 to 6 $V_{TH1 to 6}$ 1.241         1.26         1.279         N           Input bias current 2, 5, 6         IB2, 5, 6         -0.22         -0.12          N           Low-level output voltage 1 to 6         VEH1 to 6         1.0          N           Low-level output voltage 1 to 6         VEL1 to 6           0.2         N           Output source current 1 to 6         Isti to 6         -45         -38         -32         µ           Output sink current 1 to 6         Isti to 6         0.5           m           CH 1 offset voltage         VOFF6        6         -6         6         m           CH 1, CH 3, CH 4 output detection         Ro1, 3, 4        1          1.0         9           CH 1 short-circuit protection circuit block         Pin voltage at standby         V <sub>STB1</sub> -0         0.1         N           Latch threshold voltage         V <sub>LTH</sub> 0.27         0.3         0.33         N           Pin voltage at standby         V <sub>STB1</sub> -         0.1         N           Charge curre	Threshold voltage	V <sub>CTH</sub>		1.56	1.96	2.36	V
Input bias current 2, 5, 6       IB2, 5, 6 $-0.22$ $-0.12$ $ \mu$ High-level output voltage 1 to 6       VEH1 to 6 $  0.2$ V         Low-level output voltage 1 to 6       VEL1 to 6 $  0.2$ V         Output source current 1 to 6       Ison to 6 $-45$ $-38$ $-32$ $\mu$ Output sink current 1 to 6       Ison to 6 $0.5$ $ -$ m         CH 6 offset voltage       VorF6 $-6$ $-6$ $-$ 6       m         CH 1, CH 3, CH 4 output detection resistance division ratio       Roi, 3, 4 $-1$ $  0.1$ $N$ CH 1 short-circuit protection circuit block       Pin voltage at standby $V_{STB1}$ $  0.1$ $N$ Latch threshold voltage $V_{LTH1}$ $0.27$ $0.3$ $0.33$ $N$ Pin voltage at standby $V_{SCP1} = 0$ $-3.1$ $-2.4$ $-1.7$ $\mu$ Charge current       I <sub>CHG1</sub> $V_{SCP1} = 0$ $-3.1$ $-2.4$ $-1.7$ $\mu$ Din voltage 2 to 6 at latch operation	Error amplifier (CH 1 to CH 6)	1					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Input threshold voltage 1 to 6	V <sub>TH1 to 6</sub>		1.241	1.26	1.279	V
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Input bias current 2, 5, 6	I <sub>B2, 5, 6</sub>		- 0.22	- 0.12	_	μA
Output source current 1 to 6         Isola 6         -45         -38         -32 $\mu_{L}$ Output sink current 1 to 6         Isil to 6         0.5         -         -         m           CH 6 offset voltage         VoFF6         -6         -         6         m'           CH 1, CH 3, CH 4 output detection ratio         Rol, 3.4         -1         -1         -1         9           resistance division ratio         Pin voltage at standby         VSTB1         -         -         0.1         N           Latch threshold voltage         VLTH1         0.27         0.3         0.33         N           Pin voltage at standby         VSTB1         -         -         0.1         N           Charge current         Ic(LG)         VSCP1 = 0 V         -3.1         -2.4         -1.7 $\mu_{L}$ CH 2 to CH 6 short-circuit protection circuit block         -         -         0.1         N           Pin voltage at standby         VSTB1         -         -         0.1         N           Latch threshold voltage 2 to 6         VLTH2 to 6         0.8         0.9         1.0         N           Charge current         ICHG1         VSCP = 0 V         -1.53         -1.2	High-level output voltage 1 to 6	V <sub>EH1 to 6</sub>		1.0			V
Output sink current 1 to 6         ISIL to 6         0.5           m           CH 6 offset voltage $V_{OFF6}$ 6        6         -6         mi           CH 1, CH 3, CH 4 output detection resistance division ratio $R_{01, 3, 4}$ 1        1          1 $q_{2}$ CH 1 short-circuit protection circuit block           0.1         N           Ch 4 short-circuit protection circuit block           0.1         N           Latch threshold voltage $V_{LTH1}$ 0.27         0.3         0.33         N           Pin voltage at latch operation $V_{SLT1}$ 0.1         N           CH 2 to CH 6 short-circuit protection circuit block           0.1         N           Pin voltage at standby $V_{STB1}$ 0.1         N           Latch threshold voltage 2 to 6 $V_{LTH2 to 6}$ 0.8         0.9         1.0         N           Pin voltage at standby $V_{SLT2 to 6}$ 0.1         N           Charge current         I <sub>CHG1</sub> $V_{SCP} = 0$ V	Low-level output voltage 1 to 6	V <sub>EL1 to 6</sub>		_		0.2	V
$ \begin{array}{ c c c c c c c } \hline CH 6 offset voltage & V_{OFF6} & -6 & -6 & -6 & m \\ \hline CH 1, CH 3, CH 4 output detection R_{O1,3,4} & -1 & -1 & -8 & 1 & 9 \\ \hline CH 1 short-circuit protection circuit block & & & & & \\ \hline CH 1 short-circuit protection circuit block & & & & & & & \\ \hline Pin voltage at standby & V_{STB1} & & - & 0.1 & V \\ \hline Latch threshold voltage & V_{LTH1} & 0.27 & 0.3 & 0.33 & V \\ \hline Pin voltage at latch operation & V_{SLT1} & & - & 0.1 & V \\ \hline Charge current & I_{CHG1} & V_{SCP1} = 0 V & -3.1 & -2.4 & -1.7 & \mu \\ \hline CH 2 to CH 6 short-circuit protection circuit block & & & & \\ \hline Pin voltage at standby & V_{STB1} & & - & 0.1 & V \\ \hline Latch threshold voltage 2 to 6 & V_{LTH2 to 6} & 0.8 & 0.9 & 1.0 & V \\ \hline Pin voltage 2 to 6 at latch operation & V_{SLT2 to 6} & & - & 0.1 & V \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Control & & & & & \\ \hline Pin current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{SCP} = 0 V & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & I_{CHG1} & V_{CTL2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.53 & -1.2 & -0.87 & \mu \\ \hline Charge current & V_{CH2 to 6} & -1.55 & -1.5 $	Output source current 1 to 6	I <sub>SO1 to 6</sub>		-45	-38	-32	μA
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Output sink current 1 to 6	I <sub>SI1 to 6</sub>		0.5	_	_	mA
resistance division ratio       Image and the second	CH 6 offset voltage	V <sub>OFF6</sub>		-6		6	mV
Pin voltage at standby $V_{STB1}$ —       —       —       0.1       N         Latch threshold voltage $V_{LTH1}$ 0.27       0.3       0.33       N         Pin voltage at latch operation $V_{SLT1}$ —       —       —       0.1       N         Charge current $I_{CHG1}$ $V_{SCP1} = 0$ V       —3.1       —2.4       —1.7 $\mu$ CH 2 to CH 6 short-circuit protection circuit block       —       —       0.1       N         Pin voltage at standby $V_{STB1}$ —       —       0.1       N         Latch threshold voltage 2 to 6 $V_{LTH2 to 6}$ 0.8       0.9       1.0       N         Latch threshold voltage 2 to 6 at latch operation $V_{SLT2 to 6}$ —       —       —       0.1       N         Charge current $I_{CHG1}$ $V_{SCP} = 0$ V       —1.53       —1.2       —0.87 $\mu$ Control       I $V_{CTL2 to 6}$ I       —       —       1.0       1.5       N         CH 1 threshold voltage $V_{CTL1}$ I       I       I       I       N       I       N         CH 2, CH 34, CH 5, CH 6 $V_{CTL2 to 6}$	-	R <sub>01, 3, 4</sub>		-1		1	%
Latch threshold voltage $V_{LTH1}$ 0.27       0.3       0.33       V         Pin voltage at latch operation $V_{SLT1}$ —       —       0.1       V         Charge current $I_{CHG1}$ $V_{SCP1} = 0 V$ —        0.1       V         CH 2 to CH 6 short-circuit protection circuit block       —       —       0.1       V         Pin voltage at standby $V_{STB1}$ —       —       0.1       V         Latch threshold voltage 2 to 6 $V_{LTH2 to 6}$ 0.8       0.9       1.0       V         Pin voltage 2 to 6 at latch operation $V_{SLT2 to 6}$ —       —       —       0.1       V         Charge current $I_{CHG1}$ $V_{SCP} = 0 V$ —       —       0.1       V         Charge current $I_{CHG1}$ $V_{SCP} = 0 V$ —       —       0.1       V         Control       —       —       0.1       V       V       —       —       0.87 $\mu \mu$ Charge current $I_{CHG1}$ $V_{SCP} = 0 V$ —       —       —       0.1       N         Charge current $I_{CHG1}$ $V_{SCP} = 0 V$ —	CH 1 short-circuit protection circuit	t block		I			
Pin voltage at latch operation $V_{SLT1}$ —       —       —       —       —       0.1       N         Charge current       I <sub>CHG1</sub> $V_{SCP1} = 0$ V       —       …       —       —       …       —       …	Pin voltage at standby	V <sub>STB1</sub>				0.1	V
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Latch threshold voltage	V <sub>LTH1</sub>		0.27	0.3	0.33	V
CH 2 to CH 6 short-circuit protection circuit block         Pin voltage at standby $V_{STB1}$ —       —       0.1       N         Latch threshold voltage 2 to 6 $V_{LTH2 to 6}$ 0.8       0.9       1.0       N         Pin voltage 2 to 6 at latch operation $V_{SLT2 to 6}$ —       —       —       0.1       N         Charge current $I_{CHG1}$ $V_{SCP} = 0$ V       —       —       0.1       N         Control       I $V_{SCP} = 0$ V       —       —       0.8       0.9       1.0       N         Pin current       ICHG1 $V_{SCP} = 0$ V       —       —       0.1       N         Control       I       C       N       —       —       0.87 $\mu \mu$ CH 2, CH 34, CH 5, CH 6)       I       I       I       I       N       N       I       N       N       N         CH 2, CH 34, CH 5, CH 6       V       V       N       I       I       N	Pin voltage at latch operation	V <sub>SLT1</sub>		_	_	0.1	V
Pin voltage at standby $V_{STB1}$ 0.1       N         Latch threshold voltage 2 to 6 $V_{LTH2 to 6}$ 0.8       0.9       1.0       N         Pin voltage 2 to 6 at latch operation $V_{SLT2 to 6}$ 0.1       N         Charge current $I_{CHG1}$ $V_{SCP} = 0$ V       -1.53       -1.2       -0.87 $\mu_{LT2}$ Control        -1.53       -1.2       -0.87 $\mu_{LT2}$ -0.10       N         Pin current $I_{CHG1}$ $V_{SCP} = 0$ V       -1.53       -1.2       -0.87 $\mu_{LT2}$ Control        -1.0       1.5        -0.87 $\mu_{LT2}$ CH 1 threshold voltage $V_{CTL1}$ 1.00       1.5       N         CH 2, CH 34, CH 5, CH 6 $V_{CTL2 to 6}$ 1.07       1.26       1.45       N         Regulator amplifier       Output high voltage $V_{HRA}$ $V_{CC} = 5$ N         1       N         Pin voltage when external PNP transistor is connected       N       SV <sub>CC</sub> = 5.5 V to 7.5 V       4.9       5.0       5.1       N <td>Charge current</td> <td>I<sub>CHG1</sub></td> <td><math>V_{SCP1} = 0 V</math></td> <td>-3.1</td> <td>-2.4</td> <td>-1.7</td> <td>μA</td>	Charge current	I <sub>CHG1</sub>	$V_{SCP1} = 0 V$	-3.1	-2.4	-1.7	μA
Latch threshold voltage 2 to 6 $V_{LTH2 to 6}$ 0.8       0.9       1.0       N         Pin voltage 2 to 6 at latch operation $V_{SLT2 to 6}$ 0.1       N         Charge current $I_{CHG1}$ $V_{SCP} = 0 V$ -1.53       -1.2       -0.87 $\mu_{A}$ Control       -       -       1.0       1.5       -       -       0.8       0.9       1.0       N         Pin current $I_{CHG1}$ $V_{SCP} = 0 V$ -1.53       -1.2       -0.87 $\mu_{A}$ Control       -       -       1.0       1.5       N       -       -       0.8       0.9       1.0       N         Pin current $I_{CTL2 to 6}$ -       -       1.0       1.5       N       N         CH 1 threshold voltage $V_{CTL1}$ -       -       1.00       1.5       N         CH 2, CH 34, CH 5, CH 6 $V_{CTL2 to 6}$ 1.07       1.26       1.45       N         Regulator amplifier       Output high voltage $V_{HRA}$ $V_{CC} = 5 V_{ISRDV} = 10 mA$ -       -       1       N         Pin voltage when external PNP $V_{RA}$ $SV_{CC} =$	CH 2 to CH 6 short-circuit protecti	on circuit	block				
Pin voltage 2 to 6 at latch operation $V_{SLT2 to 6}$ —       —       —       0.1       N         Charge current $I_{CHG1}$ $V_{SCP} = 0$ V       —       —       0.1       N         Control       —       —       0.1       N       N         Pin current $I_{CHG1}$ $V_{SCP} = 0$ V       —       —       0.1       N         Control       —       —       0.1       N       N       N       N         Pin current $I_{CTL2 to 6}$ I       —       —       1.0       1.5       N         CH 1 threshold voltage       V <sub>CTL1</sub> —       —       1.00       1.5       N         CH 2, CH 34, CH 5, CH 6 $V_{CTL2 to 6}$ N       1.07       1.26       1.45       N         Chreshold voltage       V <sub>CTL2 to 6</sub> N       —       —       —       1       N       N         Regulator amplifier       Output high voltage $V_{HRA}$ $V_{CC} = 5$ V       —       —       —       1       N         Pin voltage when external PNP $V_{RA}$ $SV_{CC} = 5.5$ V to 7.5 V       4.9       5.0       5.1       N	Pin voltage at standby	V <sub>STB1</sub>		_	_	0.1	V
Charge current       I <thi< th=""></thi<>	Latch threshold voltage 2 to 6	V <sub>LTH2 to 6</sub>		0.8	0.9	1.0	V
Control         Pin current (CH 2, CH 34, CH 5, CH 6) $I_{CTL2 \text{ to } 6}$ $-1.53$ $-1.2$ $-0.87$ $\mu_A$ CH 1 threshold voltage $V_{CTL1}$ —       1.0       1.5       N         CH 2, CH 34, CH 5, CH 6 $V_{CTL2 \text{ to } 6}$ $V_{CTL2 \text{ to } 6}$ 1.07       1.26       1.45       N         CH 2, CH 34, CH 5, CH 6 $V_{CTL2 \text{ to } 6}$ $V_{CTL2 \text{ to } 6}$ 1.07       1.26       1.45       N         Regulator amplifier $V_{HRA}$ $V_{CC} = 5 \text{ V}$ —       —       1       N         Output high voltage $V_{HRA}$ $V_{CC} = 5 \text{ V}$ $$ —       1       N         Pin voltage when external PNP $V_{RA}$ $SV_{CC} = 5.5 \text{ V}$ to 7.5 V       4.9       5.0       5.1       N	Pin voltage 2 to 6 at latch operation				_	0.1	V
Pin current (CH 2, CH 34, CH 5, CH 6) $I_{CTL2 to 6}$ $-1.53$ $-1.2$ $-0.87$ $\mu_{L}$ CH 1 threshold voltage $V_{CTL1}$ $$ $1.0$ $1.5$ $V_{CTL2}$ CH 2, CH 34, CH 5, CH 6 threshold voltage $V_{CTL2 to 6}$ $1.07$ $1.26$ $1.45$ $V_{CTL2 to 6}$ Regulator amplifier $V_{CTL2 to 6}$ $V_{CC} = 5 V_{ISRDV} = 10 \text{ mA}$ $$ $$ $1$ $V_{CC}$ Pin voltage when external PNP transistor is connected $V_{RA}$ $SV_{CC} = 5.5 V to 7.5 V_{ISR}$ $4.9$ $5.0$ $5.1$ $V_{CC}$	Charge current	I <sub>CHG1</sub>	$V_{SCP} = 0 V$	-1.53	-1.2	- 0.87	μA
(CH 2, CH 34, CH 5, CH 6)       CH 2 to 6       Image: CH 2 to 6	Control				1		
CH 2, CH 34, CH 5, CH 6 threshold voltage $V_{CTL2 \text{ to 6}}$ 1.071.261.45VRegulator amplifierOutput high voltage $V_{HRA}$ $V_{CC} = 5 \text{ V}$ $I_{SRDV} = 10 \text{ mA}$ $$ $$ $1$ $V$ Pin voltage when external PNP transistor is connected $V_{RA}$ $SV_{CC} = 5.5 \text{ V to } 7.5 \text{ V}$ $4.9$ $5.0$ $5.1$ $V$		I <sub>CTL2 to 6</sub>		-1.53	-1.2	- 0.87	μΑ
CH 2, CH 34, CH 5, CH 6 threshold voltage $V_{CTL2 \text{ to 6}}$ 1.071.261.45VRegulator amplifierOutput high voltage $V_{HRA}$ $V_{CC} = 5 \text{ V}$ $I_{SRDV} = 10 \text{ mA}$ $$ $$ $1$ $V$ Pin voltage when external PNP transistor is connected $V_{RA}$ $SV_{CC} = 5.5 \text{ V to } 7.5 \text{ V}$ $4.9$ $5.0$ $5.1$ $V$	CH 1 threshold voltage	V <sub>CTL1</sub>			1.0	1.5	V
Output high voltage $V_{HRA}$ $V_{CC} = 5 V$ $I_{SRDV} = 10 mA$ 1VPin voltage when external PNP transistor is connected $V_{RA}$ $SV_{CC} = 5.5 V$ to 7.5 V4.95.05.1V				1.07	1.26	1.45	V
Image: Instant stateImage: Image: Image	Regulator amplifier	1		I	1		
transistor is connected	Output high voltage	V <sub>HRA</sub>		—		1	V
Output detection resistance division ratio ROR -1 -1 - 1 9%	-	V <sub>RA</sub>	$SV_{CC} = 5.5 V \text{ to } 7.5 V$	4.9	5.0	5.1	V
· · · · · · · · · · · · · · · · · · ·	Output detection resistance division ratio	ROR		-1		1	%

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Current consumption						
Current consumption at startup	I <sub>BAT</sub>	$V_{BAT} = 3 V$ $SV_{CC} = 1 V$	_	440	655	μΑ
Average current consumption	I <sub>CC(AV)</sub>	Duty = 50%	—	9	12	mA
Standby current	I <sub>SB</sub>	$V_{BAT} = 3 V, SV_{CC} = 1 V$ $V_{CTL1} = 0 V$	34	42	50	μΑ

 $\blacksquare Electrical Characteristics at V_{BAT} = 3 V, SV_{CC} = PV_{CC1} = PV_{CC2} = 5 V, C_{REF} = 0.1 \mu F, T_a = 25^{\circ}C \text{ (continued)}$ 

#### • Design reference data

Note) The characteristics listed below are theoretical values based on the IC design and are not guaranteed.

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Reference voltage						
V <sub>REF</sub> temperature characteristics	V <sub>REFdT</sub>	$T_a = -20^{\circ}C$ to $85^{\circ}C$	-1.5		+1.5	%
RT pin voltage	V <sub>RT</sub>			0.7		V
SV <sub>CC</sub> low voltage protection						
Voltage difference between operation start and stop	$\Delta SV_{CC}$	$SV_{CCON} - SV_{CCOFF} > 0$		0.2		V
V <sub>BAT</sub> low voltage protection						
Voltage difference between operation start and stop	$\Delta V_{BAT}$	$V_{BATON} - V_{BATOFF} > 0$		0.04		V
Error amplifier (CH 1 to CH 6)						
VTH temperature characteristics	V <sub>THdT</sub>	$T_a = -30^{\circ}C$ to $85^{\circ}C$	-1.5		+1.5	%
Open loop gain	A <sub>V</sub>			80		dB
Oscillator						
Frequency supply voltage characteristics	f <sub>dV</sub>	$V_{CC} = 4.5 V \text{ to } 9 V$ RT = 20 k $\Omega$ , CT = 560 pF	-16		+16	%
Frequency temperature characteristics	f <sub>dT</sub>	$T_a = -30$ °C to 85°C RT = 20 kΩ, CT = 560 pF	-3		+3	%
Short-circuit protection circuit				•		
Comparator threshold voltage	V <sub>THS</sub>			1.26		V
Control (CTL 1)						
CTL 1 pin current	I <sub>CTL1</sub>	$V_{CTL1} = 3 V$		230		μΑ

# Terminal Equivalent Circuits

Pin No.	Equivalent circuit	Description	I/O
1	$SV_{CC}$ $SRFB$ $37.4 k\Omega$ $12.6 k\Omega$ $T$	<ul> <li>SRIN :</li> <li>Output voltage detection pin / inverting input pin for regulator amplifier.</li> <li>12.6 kΩ built in between SRIN and SGND, 37.4 kΩ between SRIN and SRFB.</li> </ul>	Ι
2	SV <sub>CC</sub> 37.4 kΩ 2 12.6 kΩ 777777777777777777777777777777777777	IN-1: Non-inverting input pin for CH 1 error amplifier 1. 12.6 k $\Omega$ built in between IN-1 and SGND, and 37.4 k $\Omega$ between IN-1 and SV <sub>CC</sub> . Set CH 1, DC- DC output to 5 V.	Ι
3	$V_{\text{REF}}$ $V_{\text{REF}}$ 1N-1 $38 \mu A$ $38 \mu A$ 0.5 mA	EO 1 : Output pin for CH 1 error amplifier. Source current: -38 μA, sink current: min. 0.5 mA.	0
4	SV <sub>CC</sub> (4) (4) (4) (7) (7) (7) (7) (7) (7) (7) (7	IN-2 : Non-inverting input pin for CH 2 error amplifier.	Ι
5	(5)	SGND : Signal GND pin.	_
6	$V_{\text{REF}}$ $V_{\text{REF}}$ $38 \mu\text{A}$ 6 1N-2 0.5 mA	EO 2 : Output pin for CH 2 error amplifier. Source current: -38 μA, sink current: min. 0.5 mA.	0

Pin No.	Equivalent circuit	Description	I/O
7	$SV_{CC}$ $7$ $20.4 \text{ k}\Omega$ $8$ $12.6 \text{ k}\Omega$ $T$	FB 3 : CH 3 output voltage detection pin. 12.6 k $\Omega$ built in between IN-3 and SGND, and 20.4 k $\Omega$ between IN-3 and FB 3. DC-DC output of CH 3 is set to 3.3 V. IN-3 : Non-inverting input pin for CH 3 error amplifier 3.	I
9	$V_{\text{REF}}$ $V_{\text{REF}}$ (9) 1N-3 (0.5  mA)	EO 3 : Output pin for CH 3 error amplifier. Source current: -38 μA, sink current: min. 0.5 mA.	0
10		PV <sub>CC1</sub> : CH 1, CH 2 power supply pin for output block.	
11	(1)	PGND1 : CH 1, CH 2 output block GND pin.	
12	$V_{\text{REF}} \xrightarrow{\text{EO 1 CT}} 43.8 \text{ k}\Omega \qquad \qquad$	$\begin{array}{l} \text{SS 1:} \\ \text{CH 1 soft start time setting pin. Connect a capacitor between this pin and GND. CH 1 max. duty ratio is set to 88% (in-house), but max. of on period can be adjusted by connecting a resistor between this pin and V_{\text{REF}} pin. \\ \text{See Application Notes [3] 8.} \end{array}$	Ι
13	$\begin{array}{c} V_{REF} \\ V_{REF} \\$	Out 1 : Output SW Tr. driver pin at start-up and push- pull output pin at PWM control. Absolute maximum rating of output source cur- rent at PWM is –50 mA.	0
14	(14)	V <sub>BAT</sub> : Battery voltage application pin.	

Pin No.	Equivalent circuit	Description	I/O
15	$V_{\text{REF}} \xrightarrow{\text{EO 2 CT}} 43.8 \text{ k}\Omega$	SS 2 : CH 2 soft start time setting pin. Connect a capaci- tor between this pin and GND. CH 2 max. duty ratio is set to 88% (in-house), but max. of on period can be adjusted by connecting a resistor between this pin and $V_{REF}$ pin. See Application Notes [3] 8.	Ι
16	SV <sub>CC1</sub>	Out 2 : Totem pole type output pin. Normal output current ±100 mA and a peak cur- rent ±400 mA can be taken out.	0
17	$V_{\text{REF}} \xrightarrow{\text{EO 3 CT}} 43.8 \text{ k}\Omega$ $(17) \xrightarrow{\text{FO 3 CT}} PWM3$ $56.2 \text{ k}\Omega$	SS 3 : CH 3 soft start time setting pin. Connect a capaci- tor between this pin and GND. CH 3 max. duty ratio is set to 88% (in-house), but max. of on period can be adjusted by connecting a resistor between this pin and V <sub>REF</sub> pin. See Application Notes [3] 8.	Ι
18	SV <sub>CC2</sub>	Out 3 : Totem pole type output pin. Normal output current ±100 mA and a peak cur- rent ±400 mA can be taken out.	0
19	SV <sub>CC2</sub>	Out 4 : Totem pole type output pin. Normal output current ±100 mA and a peak cur- rent ±400 mA can be taken out.	0
20	$V_{\text{REF}} \xrightarrow{\text{EO 4 CT}} 43.8 \text{ k}\Omega$	$\begin{array}{l} \text{SS 4:} \\ \text{CH 4 soft start time setting pin. Connect a capacitor between this pin and GND. CH 4 max. duty ratio is set to 84% (in-house), but max. of on period can be adjusted by connecting a resistor between this pin and V_{\text{REF}} pin. \\ \text{See Application Notes [3] 8.} \end{array}$	Ι

Pin No.	Equivalent circuit	Description	I/O
21	SV <sub>CC2</sub>	Out 5 : Totem pole type output pin. Normal output current ±100 mA and a peak cur- rent ±400 mA can be taken out.	0
22	$V_{\text{REF}} \xrightarrow{\text{EO 5 CT}} 43.8 \text{ k}\Omega$ $22$ $56.2 \text{ k}\Omega$	$\begin{array}{l} \text{SS 5:} \\ \text{CH 5 soft start time setting pin. Connect a capacitor between this pin and GND. CH 5 max. duty ratio is set to 88% (in-house), but max. of on period can be adjusted by connecting a resistor between this pin and V_{REF} pin. \\ \text{See Application Notes [3] 8.} \end{array}$	I
23	SV <sub>CC2</sub>	Out 6 : Totem pole type output pin. Normal output current ±100 mA and a peak cur- rent ±400 mA can be taken out.	0
24	$V_{\text{REF}} \xrightarrow{\text{EO 6 CT}} 43.8 \text{ k}\Omega$ $24$ $56.2 \text{ k}\Omega$	$\begin{array}{l} \text{SS 6:} \\ \text{CH 6 soft start time setting pin. Connect a capacitor between this pin and GND. CH 6 max. duty ratio is set to 88% (in-house), but max. of on period can be adjusted by connecting a resistor between this pin and V_{\text{REF}} pin. \\ \text{See Application Notes [3] 8.} \end{array}$	Ι
25	25	PGND2 : CH 3 to CH 6 output block GND pin.	_
26	26	PV <sub>CC2</sub> : CH 3 to CH 6 power supply pin for output block.	
27	$V_{\text{REF}}$ $38 \mu\text{A}$ 27 1N-6 0.5 mA	EO 6 : Output pin for CH 6 error amplifier. Source current: -38 μA, sink current: min. 0.5 mA.	0

Pin No.	Equivalent circuit	Description	I/O	
28	sv <sub>cc</sub>	IN+6 : Inverting input pin for CH 6 error amplifier.	Ι	
29		IN–6 : Non-inverting input pin for CH 6 error amplifier.	Ι	
30	$V_{\text{REF}}$ $V_{\text{REF}}$ 30 1N-5 0.5  mA	EO 5 : Output pin for CH 5 error amplifier. Source current: -38 μA, sink current: min. 0.5 mA.	0	
31	SV <sub>CC</sub> 31 777 777 777	IN–5 : Non-inverting input pin for CH 5 error amplifier.	Ι	
32	32	SV <sub>CC</sub> : Power supply pin for signal block.	_	
33	sv <sub>cc</sub>	IN-4 : Non-inverting input pin for CH 4 error amplifier.	Ι	
34	$\begin{array}{c} 34 \\ 12.4 \text{ k}\Omega \\ \hline 33 \\ 12.6 \text{ k}\Omega \\ \hline \end{array}$	FB 4 : CH 4 output voltage detection pin. 12.6 k $\Omega$ built in between IN-4 and SGND, and 12.4 k $\Omega$ between IN-4 and FB 3. DC-DC output of CH 4 is set to 2.5 V.	Ι	
35	$V_{\text{REF}}$ $V_{\text{REF}}$ $38 \ \mu\text{A}$ 35 1N-4 $0.5 \ \text{mA}$	EO 4 : Output pin for CH 4 error amplifier. Source current: -38 μA, sink current: min. 0.5 mA.	0	


Pin No.	Equivalent circuit	Description	I/O
36	SV <sub>CC</sub> Step up V <sub>REF</sub> Step down	UDSW : CH 3 step down / step-up output setup pin. N-channel drive and voltage step-up operation with UDSW of $SV_{CC}$ potential, P-channel drive and voltage step-down operation with UDSW of GND potential.	Ι
37	$SV_{CC}$ $1.2 \mu A$ $S R \overline{Q}$ $Uach s R \overline{Q}$	SCP : A capacitor connecting pin to set a time constant of timer latch short-circuit protection circuit to protect from CH 2 to CH 6 output short circuit. Use within 1 000 pF or more of capacitance. Charged current $I_{CHG}$ is 1.2 µA typ.	0
38	at start-up VBAT	CT : Frequency setting capacitor connecting pin for start-up and for PWM control. 80 kHz fixed inside at startup, and use in the range of 100 kHz to 1 MHz by setting up the resistor at RT pin in PWM control. Here, use the 560 pF fixed capacitor.	0
	at PWM control $SV_{CC}$ , 38, $U_{ACH}$ , S R Q, 0.3 V, 777, 7		
39	Dischavging current circuit 39 $777$ $777$ $0.7$ V	RT : Frequency setting resistor connection pin at PWM control. Use within 100 kHz to 1 MHz of oscillation frequency using a 8 k $\Omega$ to 100 k $\Omega$ resistor in combination with the capacitor at CT pin.	0
40	-SV <sub>CC</sub>	$V_{REF}$ : Inner reference voltage output pin. Reference voltage is 1.26 V±1% at $I_{REF} = -0.1$ mA, and $SV_{CC} = 5$ V. Connect a capacitor of 0.1 µF or more between $V_{REF}$ and GND for phase compensation.	0

Pin No.	Equivalent circuit	Description	I/O
41	$V_{BAT}$ $V_{BAT}$ $V_{BAT}$ $U_{CUT-off}$ $U_{CUT-off}$ $U_{CUT-off}$ $U_{UT}$	$\begin{array}{l} \text{SCP1}:\\ \text{A capacitor connecting pin to set the time constant of a timer latch short circuit protection circuit at CH 1 output short circuit.\\ \text{Use the IC within 1 000 pF or more of capacitance. Charged current } I_{\text{CHG1}} \text{ is } 2.4 \ \mu\text{A typ.} \end{array}$	0
42	$V_{REF}$ $V_{REF}$	CTL 6 : CH 6 on-off control pin. By connecting a capacitor between this pin and GND, you can make delay for a rise time. Input voltage range at on / off control by outer signal is 0 to SV <sub>CC</sub> .	Ι
43	$V_{REF}$	CTL 5 : CH 5 on-off control pin. By connecting a capacitor between this pin and GND, you can make delay for a rise time. Input voltage range at on / off control by outer signal is 0 to SV <sub>CC</sub> .	Ι
44	$V_{REF}$	CTL 34 : CH 3, CH 4 on-off control pin. By connecting a capacitor between this pin and GND, you can make delay for a rise time. Input voltage range at on / off control by outer signal is 0 to SV <sub>CC</sub> .	Ι
45	$V_{REF}$	CTL 2 : CH 2 on-off control pin. By connecting a capacitor between this pin and GND, you can make delay for a rise time. Input voltage range at on / off control by outer signal is 0 to SV <sub>CC</sub> .	Ι

Pin No.	Equivalent circuit	Description	I/O
46	$\begin{array}{c} 46 \\ 20 \text{ k}\Omega \\ 10  $	CTL 1 : On / off control pin for all CHs and CH 1. Inner circuit and CH 1 output start at $V_{CTL1} \ge 1 V$ typ. Standby current at $V_{CTL1}$ of off is 42 µA typ. at $V_{BAT} = 3 V$ . Input voltage range of CTL 1 pin is 0 to $V_{BAT}$ .	Ι
47	SRIN VREF	$\begin{array}{l} SRDV:\\ External PNP \ transistor \ driving \ pin \ for \ a \ regulator \ amplifier.\\ The \ sink \ current \ capability \ is \ more \ than \ 10 \ mA \ and \ a \ pull-up \ resistor \ of \ 200 \ k\Omega \ to \ SV_{CC} \ is \ built \ in. \end{array}$	0
48	$\begin{array}{c} 48 \\ 37.4 \text{ k}\Omega \\ \text{SRIN} \circ \\ 12.6 \text{ k}\Omega \\ \end{array}$	$\begin{array}{l} SRFB:\\ Output voltage detection input pin in regulator \\ amplifier.\\ There are built in 12.6 k\Omega between SRIN and \\ SGND, 37.4 k\Omega between SRIN and SRFB and \\ regulator output is set to 5 V.\\ \end{array}$	I

#### Application Notes

[1] P<sub>D</sub> — T<sub>a</sub> curves of TQFP048-P-0707B



#### [2] Usage Notes

- 1. CH 1 operates first and steps up input voltage to 5 V allowing a low input power operation from 1.5 V. This 5 V for CH 1 is used as supply voltage for entire IC. Since the protection circuit is designed for the above operation, you are required to refrain from using for other than the application circuit. For instance, do not use in applying the voltage directly to  $SV_{CC}$ .
- 2. Power dissipation

Power dissipation  $P_D$  is proportionate to supply voltage and varies according to CH 1 output load, FET input capacitance of CH 1 to CH 6 and oscillation frequency, etc. On use, refer to the  $P_D - T_a$  curve and be careful not to exceed power dissipation of the package, according to the following equation:

$$P = (SV_{CC} - V_{BEQ1} - \frac{V_{OUT1} \times I_{OUT1} \times R_{OUT}}{h_{feQ1} \times V_{BAT}}) \times \frac{(V_{OUT1} - V_{BAT}) \times I_{OUT}}{h_{feQ1} \times V_{BAT}} + 5 \times SV_{CC} \times Ciss \times f$$

$$+ \operatorname{SV}_{CC} \times \operatorname{I}_{CC} + \operatorname{V}_{BAT} \times \operatorname{I}_{BAT} < \operatorname{Pd}$$

V<sub>BEQ1</sub> : Base-emitter voltage of CH 1 NPN transistor

- H<sub>feQ1</sub> : Current amplification ratio of CH 1 NPN transistor
- R<sub>OUT</sub> : Bias current limit resistance to CH 1 NPN transistor
- Ciss : Input capacitance of CH 2 to CH 6 output connecting FET
- f : Oscillation frequency
- $I_{CC}$  :  $SV_{CC}$ ,  $PV_{CC1}$ ,  $PV_{CC2}$  pin current

 $I_{BAT} \quad : V_{BAT} \text{ pin current}$ 

#### [3] Function descriptions

1. Reference voltage block

The reference voltage block is constructed with a band gap circuit and it outputs temperature-compensated reference of 1.26 V typ. and of precision  $\pm 1\%$ . The reference voltage is stabilized with 4.5 V or more of supply voltage. It is also used as reference for an error amplifier 1 to 6 and the regulator amplifier as well.

- 2. The triangular wave generator block
  - a) At start-up

Due to the capacitor 560 pF connected to CT pin (pin 38), a triangle wave of approx. 0.76 V high, 0.69 V low and frequency of 80 kHz is generated.

b) A PWM operation

When  $SV_{CC}$  potential reaches 4.1 V typ. by start of CH 1, the oscillation switches to a saw-tooth wave of approx. 0.76 V high and approx. 0.3 V low from start oscillation due to a timing capacitor and RT pin (pin 39) connection resistor. And it is connected to non-inverting input of PWM comparator IC inside. An oscillation frequency abruptly can be set 100 kHz to max. 1 MHz by the external RT pin-connected resistor.




Figure 1-1. Triangular oscillation waveform

- [3] Function descriptions (continued)
  - 2. The triangular wave generator block (continued)




Figure 1-2. The operation from startup to PWM control

Moreover, please calculate the oscillation frequency from below equation.

$$\begin{split} f \approx & \frac{4 \times V_{RT}}{RT \times CT \times (V_{CTH} - V_{CTL})} \approx \frac{1.09 \times 10^{10}}{RT} \ [Hz] \\ *V_{RT} \approx 0.7 \ V, \ CT = 560 \ pF, \ V_{CTH} - V_{CTL} \approx 0.46 \ V \end{split}$$

As the above formula is intended to calculate the oscillation frequency of 540 kHz in the product specifications, a rapid charging time at frequency change, overshoot and undershoot amount are not considered. The calculated value in the above formula is no more than estimation. In this respect, your final confirmation better be done by using an actual product. See "Application Note [4] Characteristic curves" for the characteristics of oscillation frequency vs. RT pin resistance.

- Note) When setting an oscillation frequency, never fail to set a timing capacitor connected to CT pin (pin 38) to 560 pF, and set with RT pin connecting resistor.
- 3.  $V_{BAT}$  operation error prevention circuit at a low input voltage

It protects the system from damage or deterioration due to operation error of control in a transient state of  $V_{BAT}$  start or halt. From the rise of  $V_{BAT}$  up to 1.43 V typ, set SCP 1 pin (pin 41) to 0 V and cut off the bias to a startup oscillation circuit so as to halt CH 1 output completely.

4.  $SV_{CC}$  operation error prevention circuit at a low input voltage

This circuit protects from damage or deterioration of the system due to operation error of control in an IC self bias forming and transient state by starting and halting CH 1. It also sets SCP pin (pin 37), each SS pin (pin 12, pin 15, pin 17, pin 20, pin22 and pin 24) and each EO pin (pin 3, pin 6, pin 9, pin 27, pin 30 and pin 35) to 0 V upto 4.1 V typ. at SV<sub>CC</sub> rise-up in order to shut down an output drive transistor or keep a halt time to 100%.

CT pin (pin 38) is in a pre-oscillation state during the above-mentioned period (a triangular wave) and is switched to a normal oscillation (saw-tooth wave) in sync with the release of error prevention function ( $SV_{CC} > 4.1 V$ ) at  $SV_{CC}$  low input voltage. At this time, each SS and EO pin is also released and moves to PWM.

[3] Function descriptions (continued)






Figure 2. Low input operation error prevention timing chart at  $V_{BAT}$ ,  $SV_{CC}$  startup

5. Error amplifier block

The PNP transistor input error amplifier detects the output voltage of DC-DC converter and inputs the amplified signal to PWM comparator. Non-inverting input (reference side) of each CH except for CH 6 is set to 1.26 V of inner reference voltage. As shown in the following figures, connecting resistors and capacitors between EO pin and In-pin of each CH allows your arbitrary gain setting and phase compensation.





#### [3] Function descriptions (continued)

5. Error amplifier block (continued)

Further, CH 1, CH 3 and CH 4 have a built-in output voltage detection resistor of precision of  $\pm 1\%$  so that DC-DC output can be set to 5 V, 3.3 V and 2.5 V respectively. But it is also possible to set an output voltage arbitrarily by an external resistor. When you make the output voltages of CH 1, CH 3 and CH 4 variable, it is recommended to set them by connecting the resistors as shown in the figure 4. Setting of resistance value (equation) and its approximate value can be found in the following equation:

Equation to set output voltages for CH 1, CH 3 and CH 4:

Output voltage = 
$$\left(1 + \frac{R_{O1}}{R_{O2}} \cdot \frac{R1}{R2} \cdot \frac{R_{O2} + R2}{R_{O1} + R1}\right) V_{IN}$$




Figure 4. Resistor connecting diagram to set output voltage

The resistor values are	selected assuming	CH 1 is varied	f from 4.5 V to 6.0 V
The resistor values are a	sciected assuming		1 HOIII 4.J V 10 0.0 V

$V_{IN}(V)$	1.26	1.26	1.26	1.26	1.26	1.26	1.26
R1 (kΩ)	37.4	37.4	37.4	37.4	37.4	37.4	37.4
R2 (kΩ)	12.6	12.6	12.6	12.6	12.6	12.6	12.6
$R_{O1}(k\Omega)$	23.3	26.3	29.7	33.4	37.7	42.4	47.8
$R_{O2}(k\Omega)$	10	10	10	10	10	10	10
$SV_{CC}(V)$	4.50	4.75	5.00	5.25	5.50	5.75	6.00

The resistor values are selected assuming CH 3 is varied from 3.0 V to 3.6 V

$V_{IN}(V)$	1.26	1.26	1.26	1.26	1.26	1.26	1.26
R1 (kΩ)	20.4	20.4	20.4	20.4	20.4	20.4	20.4
R2 (kΩ)	12.6	12.6	12.6	12.6	12.6	12.6	12.6
$R_{O1}$ (k $\Omega$ )	12.4	13.6	14.8	16.2	17.7	19.3	21
$R_{O2}\left(k\Omega\right)$	10	10	10	10	10	10	10
$V_{FB3}(V)$	3.00	3.10	3.20	3.30	3.40	3.50	3.60

The resistor values are selected assuming CH 4 is varied from 1.6 V to 2.8 V

$V_{IN}(V)$	1.26	1.25	1.25	1.25	1.25	1.25	1.25
R1 (kΩ)	12.4	12.4	12.4	12.4	12.4	12.4	12.4
R2 (kΩ)	12.6	12.6	12.6	12.6	12.6	12.6	12.6
$R_{O1}$ (k $\Omega$ )	1.71	3.06	4.58	6.44	8.75	11.7	15.6
$R_{O2}(k\Omega)$	10	10	10	10	10	10	10
$V_{FB4}(V)$	1.60	1.80	2.00	2.20	2.40	2.60	2.80

- [3] Function descriptions (continued)
  - 6. Timer latch short circuit protection circuit for CH 1


When overload or short circuit state lasts for a certain period of time, this circuit protects a main switch element, a fly-wheel diode, choke coil, etc. from damage or deterioration. This protection circuit considers CH 1 output voltage drop as output short circuit and actuates protective function.

If CH 1 output voltage (SV<sub>CC</sub>) lowers down to 3.9 V typ. or less, a timer circuit is actuated by output inversion of short circuit detection comparator, and the protection-enable capacitor attached at SCP 1 pin (pin 41) starts recharging.

Unless CH 1 output (SV<sub>CC</sub>) returns to the normal voltage range (SV<sub>CC</sub> > 4.3 V) by the time when a capacitor voltage reaches 0.3 V, a latch circuit is set, shuts down the output drive transistor and makes halt time 100%.

As this short circuit protection circuit works in short circuit of CH 1 output i.e. that of  $SV_{CC}$ , if it works, CH 2 to CH 6 all also halt. Short circuit protection can be released by either of the following two ways:

- 1. Once lower V<sub>BAT</sub> potential down to under-limit threshold voltage or less of V<sub>BAT</sub> low voltage protection circuit and then reset.
- 2. Bring CTL 1 to Low and then reset.
  - Note) It is regarded as output short-circuit at power on and SCP 1 pin voltage starts recharging. Therefore, it is necessary to set the SCP 1 pin capacitance so that output voltage of DC-DC converter may be actuated before IC sets a short circuit detection latch circuit.



DC-DC output start time < Timer latch time

Figure 5. CH 1 output short circuit protect operation

Equation for timer:

$$T_{scp1} = \frac{C_{scp1} \times 0.3}{2.4 \,\mu A} = \frac{C_{scp1} \times 10^6}{8} \text{ [sec]}$$

\* Cscp1 : capacitor connected to SCP 1 pin

- [3] Function descriptions (continued)
  - 7. Timer latch short circuit protection circuit for CH 2 to CH 6

This circuit protects the external main switch element, fly-wheel diode and choke coil from damage or degradation caused when over load or short circuit of each channel lasts for a certain period. This protection circuit can detect short circuit by the output signal from each error amplifier.

When an output voltage of DC-DC converter is lowered and any pin (EO 2 to EO 6 pin) of pin 6, pin 9, pin 27, pin 30 and pin 35 becomes 1.26 V or more, a time circuit starts to work due to an output voltage inversion of a short circuit detection comparator, and a protection-enable capacitor attached to SCP pin (pin 37) starts re-charging. If an output of error amplifier does not return to a normal voltage until this capacitor voltage reaches 0.9 V, a halt period is set to 100% by setting a latch circuit and shutting down an output drive transistor. This short circuit protection circuit will stop all CH operations including CH 1 when one of CH 2 to CH 6 short-circuits.

- Meanwhile, a short-circuit protection can be released in either of the following two methods:
- 1. Once lower  $V_{BAT}$  potential down to under-limit threshold voltage or less of  $V_{BAT}$  low voltage protection circuit and then reset.
- 2. Bring CTL 1 to Low and then reset.
  - Note) It is regarded as output short-circuit at power on and SCP 1 pin voltage starts recharging. Therefore, it is necessary to set the SCP 1 pin capacitance so that output voltage of DC-DC converter may be actuated before IC sets a short circuit detection latch circuit. Note that a startup time will be delayed especially for a soft start.




Figure 6. CH 2 to CH 6 output short circuit protect operation

Equation for timer:

$$T_{scp} = \frac{C_{scp} \times 0.9}{1.2 \,\mu A} = 0.75.C_{scp} \times 10^6 \quad [sec]$$

\* C<sub>scp</sub> : capacitor connected to SCP pin

#### [3] Function descriptions (continued)

8. PWM comparator block

A PWM comparator controls the on period of output pulse according to an input voltage. The saw-tooth wave of a CT pin turns on the output transistor during its lower period than SS / EO pin. A maximum duty ratio is set to 84% for CH 4 and 88% typ. for others, but if you connect a resistor between each SS pin and SGND or  $V_{REF}$ , you can set to 0% to 100%.

Further, if you connect a capacitor between each SS pin and GND, a soft start which spreads gradually the on period of output pulse at start up operation.

Equation for Max-Du setting:

$$MaxD_{U} = \frac{V_{SS} - V_{CTL}}{V_{CTH} - V_{CTL}} \times 100 \quad [\%] \qquad * V_{SS} = \frac{56.2 \times R_{O2} \times (R_{O1} + 43.8)}{100 \times R_{O1} \times R_{O2} + 56.2 \times 43.8 \times (R_{O1} + R_{O2})} \quad [V]$$

$$*V_{CTH} = 0.76 \text{ V}, V_{CTL} = 0.3 \text{ V}$$

Equation for soft start setting:

$$T_{SS} = C_{SS} \times 56.2k \times \ln\left(\frac{1}{1 - \frac{V_{DTC}}{V_{SS}}}\right)$$

 $*V_{SS} \approx 0.7 \text{ V}, V_{DTC}$ : SS pin voltage after T<sub>SS</sub> time





Figure 7. Soft start operation



#### a) At startup

At start up time, a driving current is supplied by PNP transistor at output on, and output Tr. is turned off by the built-in resistor 15 k $\Omega$  at output off, as shown right figures. An output source current at the turn on is approx. 5 mA typ. and the sink current is determined by a base-emitter voltage (V<sub>BE</sub>) of SWTr. and the built-in resistor 15 k $\Omega$ .

As mentioned above, both output sink and source currents are small. In this respect, you are required to use a bipolar transistor for an external SW element so that CH 1 output load current may be lower than the current found by the following equation.




Figure 8. Output D<sub>U</sub> and soft start setting




Figure 9. CH 1 output drive form

 $I_O = h_{fe} \times I_{ST}$   $I_O$  : CH 1 output load current at startup

- h<sub>fe</sub>: Current amplification ratio of an external SW element
  - $I_{\text{ST}}$  : Output sink or source current at startup whichever langer.

- [3] Function descriptions (continued)
  - 9. CH 1 output block (continued)
    - b) At PWM control

At the time of PWM control, CH 1 output is switched to a totem pole type as shown in the figure 3. Output sink or source current is approximately 20 mA typ.

10. CH 2 to CH 6 output block

All the output circuits are of a totem pole type. A sink or source current is maximum  $\pm 100$  mA and a peak current is maximum  $\pm 0.4$  A, enabling you to operate directly MOSFET as an external SW element.

Further, for CH 3, you can select either N-channel or P-channel for an external SW element by setting UDSW (pin 36).

- \* CH 2, CH 5 and CH 6 are set to N-channel driving and CH 4 to P-channel driving.
- Note) Output high voltage for CH 3 and CH 4 is  $V_{CC}$  1 V (max.).

Be careful of selecting a threshold voltage value of P-channel MOS when using CH 3 and CH 4 SW elements of the P-channel.

11. CTL block

This functions as on / off for each CH and enables you to run a sequence control as shown in the figure 10.

- Note) 1. Since CH 1 output is used as a bias (SV<sub>CC</sub>) of IC, you cannot operate on / off of other CHs as long as CH 1 (CTL 1) is not driven.
  - CH 3 and CH 4 are commonly controlled by CTL 34 (pin 44).
     When you do not use either CH 3 or CH 4, use the IC in the state that there are no oscillations at output by short-circuiting SS or EO pin of the unused CH to GND.
  - 3. Abrupt rise of CTL-1 pin voltage likely causes operation error. After connecting a resistor and a capacitor to CTL-1 pin, use the rise of CTL-1 pin according to the slope shown below:

CTL-1 rise-up slope is  $dv/dt < 5.5 \text{ mV/}\mu s$ 




Figure 10. CTL sequence control

- [3] Function descriptions (continued)
- 12. Regulator amplifier block

A regulator amplifier which forms a three-pin regulator by connecting an external PNP transistor to SRFB (pin 47) and SRDV (pin 48) is bult in.

CH 1 output is exclusively used for a step-up circuit and you can keep the output constant by using a regulator amplifier under the conditions on which input battery voltage ( $V_{BAT}$ ) varies widely.

The sink current of a regulator amplifier is 10 mA typ. and a detection resistor of  $\pm 1\%$  precision to set output voltage to 5 V is built in. Set an output voltage in the same way as for error amplifier if variable output is needed. (See the "Application Note - [3] 5.)

Note) When using a regulator amplifier, insert a resistor R1 between base and SRDV (pin 48) of an external PNP transistor to protect from a rush-in current, as shown in the figure below:




Figure 11. Connection of regulator amplifier

0.8

0.8

■ Application Notes (continued) [4] Characteristic curves D<sub>U</sub> linearity characteristics (CH 1) D<sub>U</sub> linearity characteristics (CH 2) 100 100 80 80 60 60  $D_U (\%)$  $\binom{0}{2}$ ŋ 40 40 20 20 0 0 0.3 0.4 0.5 0.6 0.7 0.8 0.3 0.4 0.5 0.6 0.7 EO 1 (V) EO 2 (V) D<sub>U</sub> linearity characteristics (CH 3) D<sub>U</sub> linearity characteristics (CH 4) 100 100 80 80 60 60  $D_{U} \ (\%)$  $D_U (\%)$ 40 40 20 20 0 0.3 0 0.3 0.4 0.5 0.6 0.7 0.4 0.5 0.6 0.7 0.8 EO 3 (V) EO 4 (V) D<sub>U</sub> linearity characteristics (CH 5) D<sub>U</sub> linearity characteristics (CH 6) 100 100 80 80 60 60  $D_U$  (%) (%)D 40 40 20 20 0 0.3 0 0.4 0.5 0.7 0.8 0.4 0.5 0.6 0.6 0.7 0.3


EO 5 (V)

0.8


EO 6 (V)

[4] Characteristic curves (continued)


RT-CT (oscillation frequency) characteristics: CT = 560 (pF)




Normal oscillation frequency  $V_{CC}$  fluctuation









Startup oscillation frequency  $V_{BAT}$  fluctuation at start-up



Oscillator frequency temperature characteristics









#### Application Circuit Examples

 $\bullet$  Application circuit examples. V\_{BAT} : JIS SUM-3 dry battery (2 units), 1.5 V to 3.6 V



Application Circuit Examples (continued)

 $\bullet$  Application circuit examples. V\_{BAT} : JIS SUM-3 dry battery (4 units), 3 V to 7.2 V



#### Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) An export permit needs to be obtained from the competent authorities of the Japanese Government if any of the products or technologies described in this book and controlled under the "Foreign Exchange and Foreign Trade Law" is to be exported or taken out of Japan.
- (2) The technical information described in this book is limited to showing representative characteristics and applied circuits examples of the products. It neither warrants non-infringement of intellectual property right or any other rights owned by our company or a third party, nor grants any license.
- (3) We are not liable for the infringement of rights owned by a third party arising out of the use of the product or technologies as described in this book.
- (4) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).

Consult our sales staff in advance for information on the following applications:

- Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
- Any applications other than the standard applications intended.
- (5) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (6) When designing your equipment, comply with the guaranteed values, in particular those of maximum rating, the range of operating power supply voltage, and heat radiation characteristics. Otherwise, we will not be liable for any defect which may arise later in your equipment. Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (7) When using products for which damp-proof packing is required, observe the conditions (including shelf life and amount of time let standing of unsealed items) agreed upon when specification sheets are individually exchanged.
- (8) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.