

Programmable Timing Control Hub™ for K8™ processor

Recommended Application:

SiS755/760 style chipset for AMD K8 Processor

Output Features:

- 2 - Pairs of differential push-pull K8CPU outputs
- 8 - PCICLK @ 3.3V
- 2 - AGPCLK @ 3.3V
- 3 - REF @ 3.3V
- 2 - ZCLK @ 3.3V
- 1 - 24_48MHz @ 3.3V
- 1 - 48MHz @ 3.3V

Key Specifications:

- CPU Output Jitter <250ps
- AGP Output Jitter <250ps
- ZCLK Output Jitter <250ps
- PCI Output Jitter <500ps

Features/Benefits:

- QuadRom™ frequency selection.
- Selectable synchronous/asynchronous AGP/PCI/ZCLK frequency
- Linear Programmable CPU output frequency.
- Linear Programmable AGP/PCI output frequency.
- Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I2C Index read/write and block read/write operations.
- Uses external 14.318MHz reference input.

Functionality

| Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | CPU | ZCLK | AGP | PCI |
|------|------|------|------|------|--------|--------|-------|-------|
| FS4 | FS3 | FS2 | FS1 | FS0 | MHz | MHz | MHz | MHz |
| 0 | 0 | 0 | 0 | 0 | 200.00 | 66.67 | 66.67 | 33.33 |
| 0 | 0 | 0 | 0 | 1 | 200.00 | 100.00 | 66.67 | 33.33 |
| 0 | 0 | 0 | 1 | 0 | 200.00 | 133.33 | 66.67 | 33.33 |
| 0 | 0 | 0 | 1 | 1 | 200.00 | 166.67 | 66.67 | 33.33 |
| 0 | 0 | 1 | 0 | 0 | 233.33 | 66.67 | 66.67 | 33.33 |
| 0 | 0 | 1 | 0 | 1 | 233.33 | 93.33 | 66.67 | 33.33 |
| 0 | 0 | 1 | 1 | 0 | 233.33 | 133.33 | 66.67 | 33.33 |
| 0 | 0 | 1 | 1 | 1 | 233.33 | 175.00 | 70.00 | 35.00 |
| 0 | 1 | 0 | 0 | 0 | 266.67 | 66.67 | 66.67 | 33.33 |
| 0 | 1 | 0 | 0 | 1 | 266.67 | 106.67 | 66.67 | 33.33 |
| 0 | 1 | 0 | 1 | 0 | 266.67 | 133.33 | 66.67 | 33.33 |
| 0 | 1 | 0 | 1 | 1 | 266.67 | 160.00 | 66.67 | 33.33 |
| 0 | 1 | 1 | 0 | 0 | 293.34 | 73.34 | 73.33 | 36.66 |
| 0 | 1 | 1 | 0 | 1 | 293.34 | 117.34 | 73.33 | 36.66 |
| 0 | 1 | 1 | 1 | 0 | 293.34 | 146.66 | 73.33 | 36.66 |
| 0 | 1 | 1 | 1 | 1 | 293.34 | 176.00 | 73.33 | 36.66 |
| 1 | 0 | 0 | 0 | 0 | 133.33 | 66.67 | 66.67 | 33.33 |
| 1 | 0 | 0 | 0 | 1 | 133.33 | 100.00 | 66.67 | 33.33 |
| 1 | 0 | 0 | 1 | 0 | 133.33 | 133.33 | 66.67 | 33.33 |
| 1 | 0 | 0 | 1 | 1 | 133.33 | 166.67 | 66.67 | 33.33 |
| 1 | 0 | 1 | 0 | 0 | 166.67 | 66.67 | 66.67 | 33.33 |
| 1 | 0 | 1 | 0 | 1 | 166.67 | 100.00 | 66.67 | 33.33 |
| 1 | 0 | 1 | 1 | 0 | 166.67 | 133.33 | 66.67 | 33.33 |
| 1 | 0 | 1 | 1 | 1 | 166.67 | 166.67 | 66.67 | 33.33 |
| 1 | 1 | 0 | 0 | 0 | 202.00 | 67.34 | 67.33 | 33.66 |
| 1 | 1 | 0 | 0 | 1 | 202.00 | 101.00 | 67.33 | 33.66 |
| 1 | 1 | 0 | 1 | 0 | 202.00 | 134.66 | 67.33 | 33.66 |
| 1 | 1 | 0 | 1 | 1 | 202.00 | 168.34 | 67.33 | 33.66 |
| 1 | 1 | 1 | 0 | 0 | 220.00 | 73.34 | 73.33 | 36.66 |
| 1 | 1 | 1 | 0 | 1 | 220.00 | 110.00 | 73.33 | 36.66 |
| 1 | 1 | 1 | 1 | 0 | 220.00 | 146.66 | 73.33 | 36.66 |
| 1 | 1 | 1 | 1 | 1 | 220.00 | 183.34 | 73.33 | 36.66 |

Pin Configuration

| | | | |
|-----------------|----|----|-----------------------|
| VDDREF | 1 | 48 | CPU_STOP#* |
| **FS0/REF0 | 2 | 47 | GNDCPU |
| **FS1/REF1 | 3 | 46 | CPUCLK8T1 |
| **FS2/REF2 | 4 | 45 | CPUCLK8C1 |
| GNDREF | 5 | 44 | VDDCPU |
| X1 | 6 | 43 | VDDCPU |
| X2 | 7 | 42 | CPUCLK8T0 |
| GNDZ | 8 | 41 | CPUCLK8C0 |
| ZCLK0 | 9 | 40 | GNDCPU |
| ZCLK1 | 10 | 39 | AGND |
| VDDZ | 11 | 38 | AVDD |
| *PCI_STOP# | 12 | 37 | PD#* |
| **FS3/PCICLK_F0 | 13 | 36 | GNDAGP |
| **FS4/PCICLK_F1 | 14 | 35 | AGPCLK0 |
| VDDPCI | 15 | 34 | AGPCLK1 |
| GNDPCI | 16 | 33 | VDDAGP |
| PCICLK0 | 17 | 32 | SCLK |
| PCICLK1 | 18 | 31 | AVDD48 |
| PCICLK2 | 19 | 30 | 48MHz |
| PCICLK3 | 20 | 29 | 24_48MHz/SEL24_48MHz* |
| PCICLK4 | 21 | 28 | GND48 |
| PCICLK5 | 22 | 27 | SDATA |
| GNDPCI | 23 | 26 | PCICLK7 |
| VDDPCI | 24 | 25 | PCICLK6 |

48-SSOP


- * Internal Pull-Up Resistor
- ** Internal Pull-Down Resistor

General Description

The **ICS952801** is a two chip clock solution for desktop designs using SIS 755/760 style chipsets. When used with a zero delay buffer such as the ICS9179-16 for PC133 or the ICS93735 for DDR applications it provides all the necessary clocks signals for such a system.

The **ICS952801** is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). ICS is the first to introduce a whole product line which offers full programmability and flexibility on a single clock device. Employing the use of a serially programmable I²C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. TCH also incorporates ICS's Watchdog Timer technology and a reset feature to provide a safe setting under unstable system conditions. M/N control can configure output frequency with resolution up to 0.1MHz increment.

Block Diagram



Power Groups

| Pin Number | | Description |
|------------|-----|-----------------------------------|
| VDD | GND | |
| 1 | 5 | REF Output, Crystal |
| 31 | 28 | 24/48MHz, Fix Analog, Fix Digital |
| 38 | 36 | CPU PLL, CPU Analog, MCLK |

Pin Description

| PIN # | PIN NAME | PIN TYPE | DESCRIPTION |
|-------|-----------------------|----------|---|
| 1 | VDDREF | PWR | Ref, XTAL power supply, nominal 3.3V |
| 2 | **FS0/REF0 | I/O | Frequency select latch input pin / 14.318 MHz reference clock. |
| 3 | **FS1/REF1 | I/O | Frequency select latch input pin / 14.318 MHz reference clock. |
| 4 | **FS2/REF2 | I/O | Frequency select latch input pin / 14.318 MHz reference clock. |
| 5 | GNDREF | PWR | Ground pin for the REF outputs. |
| 6 | X1 | IN | Crystal input, nominally 14.318MHz. |
| 7 | X2 | OUT | Crystal output, Nominally 14.318MHz |
| 8 | GNDZ | PWR | Ground pin for the ZCLK outputs |
| 9 | ZCLK0 | OUT | 3.3V Hyperzip clock output. |
| 10 | ZCLK1 | OUT | 3.3V Hyperzip clock output. |
| 11 | VDDZ | PWR | Power supply for ZCLK clocks, nominal 3.3V |
| 12 | *PCI_STOP# | I/O | PCI clock output, this output is activated by the Mode selection pin / Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low. |
| 13 | **FS3/PCICLK_F0 | I/O | Frequency select latch input pin / 3.3V PCI free running clock output. |
| 14 | **FS4/PCICLK_F1 | I/O | Frequency select latch input pin / 3.3V PCI free running clock output. |
| 15 | VDDPCI | PWR | Power supply for PCI clocks, nominal 3.3V |
| 16 | GNDPCI | PWR | Ground pin for the PCI outputs |
| 17 | PCICLK0 | OUT | PCI clock output. |
| 18 | PCICLK1 | OUT | PCI clock output. |
| 19 | PCICLK2 | OUT | PCI clock output. |
| 20 | PCICLK3 | OUT | PCI clock output. |
| 21 | PCICLK4 | OUT | PCI clock output. |
| 22 | PCICLK5 | OUT | PCI clock output. |
| 23 | GNDPCI | PWR | Ground pin for the PCI outputs |
| 24 | VDDPCI | PWR | Power supply for PCI clocks, nominal 3.3V |
| 25 | PCICLK6 | OUT | PCI clock output. |
| 26 | PCICLK7 | OUT | PCI clock output. |
| 27 | SDATA | I/O | Data pin for I2C circuitry 5V tolerant |
| 28 | GND48 | PWR | Ground pin for the 48MHz outputs |
| 29 | 24_48MHz/SEL24_48MHz* | I/O | 24/48MHz clock output / Latched select input for 24/48MHz output. 0=24mHz, 1 = 48MHz. |
| 30 | 48MHz | OUT | 48MHz clock output. |
| 31 | AVDD48 | PWR | Power for 24/48MHz outputs and fixed PLL core, nominal 3.3V |
| 32 | SCLK | IN | Clock pin of I2C circuitry 5V tolerant |
| 33 | VDDAGP | PWR | Power supply for AGP clocks, nominal 3.3V |
| 34 | AGPCLK1 | OUT | AGP clock output |
| 35 | AGPCLK0 | OUT | AGP clock output |
| 36 | GNDAGP | PWR | Ground pin for the AGP outputs |
| 37 | PD#* | IN | Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 1.8ms. |
| 38 | AVDD | PWR | 3.3V Analog Power pin for Core PLL |
| 39 | AGND | PWR | Analog Ground pin for Core PLL |
| 40 | GNDCPU | PWR | Ground pin for the CPU outputs |
| 41 | CPUCLK8C0 | OUT | "Complementary" clocks of differential 3.3V push-pull K8 pair. |
| 42 | CPUCLK8T0 | OUT | "True" clocks of differential 3.3V push-pull K8 pair. |
| 43 | VDDCPU | PWR | Supply for CPU clocks, 3.3V nominal |
| 44 | VDDCPU | PWR | Supply for CPU clocks, 3.3V nominal |
| 45 | CPUCLK8C1 | OUT | "Complementary" clocks of differential 3.3V push-pull K8 pair. |
| 46 | CPUCLK8T1 | OUT | "True" clocks of differential 3.3V push-pull K8 pair. |
| 47 | GNDCPU | PWR | Ground pin for the CPU outputs |
| 48 | CPU_STOP#* | IN | Stops all CPUCLK besides the free running clocks |

* Internal Pull-Up Resistor

** Internal Pull-Down Resistor



General I²C serial interface information for the ICS952801

How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) sends the data byte count = X
- ICS clock will **acknowledge**
- Controller (host) starts sending **Byte N through Byte N + X - 1**
(see Note 2)
- ICS clock will **acknowledge** each byte **one at a time**
- Controller (host) sends a Stop bit

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address $D2_{(H)}$
- ICS clock will **acknowledge**
- Controller (host) sends the beginning byte location = N
- ICS clock will **acknowledge**
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address $D3_{(H)}$
- ICS clock will **acknowledge**
- ICS clock will send the data byte count = X
- ICS clock sends **Byte N + X - 1**
- ICS clock sends **Byte 0 through byte X (if $X_{(H)}$ was written to byte 8).**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

| Index Block Write Operation | | |
|-----------------------------|-----------|----------------------|
| Controller (Host) | | ICS (Slave/Receiver) |
| T | starT bit | |
| Slave Address $D2_{(H)}$ | | |
| WR | WRite | |
| | | ACK |
| Beginning Byte = N | | |
| | | ACK |
| Data Byte Count = X | | |
| | | ACK |
| Beginning Byte N | | X Byte |
| | ○ | |
| | ○ | |
| | ○ | |
| | ○ | |
| Byte N + X - 1 | | |
| | | ACK |
| P | stoP bit | |

| Index Block Read Operation | | | |
|----------------------------|-----------------|----------------------|------------------|
| Controller (Host) | | ICS (Slave/Receiver) | |
| T | starT bit | | |
| Slave Address $D2_{(H)}$ | | | |
| WR | WRite | | |
| | | ACK | |
| Beginning Byte = N | | | |
| | | ACK | |
| RT | Repeat starT | | |
| Slave Address $D3_{(H)}$ | | | |
| RD | ReaD | | |
| | | ACK | |
| | | Data Byte Count = X | |
| ACK | | | |
| ACK | | X Byte | |
| | | | Beginning Byte N |
| | | | ○ |
| | | | ○ |
| | | | ○ |
| | | Byte N + X - 1 | |
| N | Not acknowledge | | |
| P | stoP bit | | |



Table1: QuadRom Frequency Selection Table

| Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | CPU | ZCLK | AGP | PCI | Spread |
|------|------|------|------|------|------|------|--------|--------|-------|-------|-------------|
| X | X | FS4 | FS3 | FS2 | FS1 | FS0 | MHz | MHz | MHz | MHz | % |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 200.00 | 66.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 200.00 | 100.00 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 200.00 | 133.33 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 200.00 | 166.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 233.33 | 66.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 233.33 | 93.33 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 1 | 1 | 0 | 233.33 | 133.33 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 233.33 | 175.00 | 70.00 | 35.00 | 0.3% Center |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 266.67 | 66.67 | 66.67 | 33.33 | Spread Off |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 266.67 | 106.67 | 66.67 | 33.33 | Spread Off |
| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 266.67 | 133.33 | 66.67 | 33.33 | Spread Off |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 266.67 | 160.00 | 66.67 | 33.33 | Spread Off |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 293.34 | 73.34 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 293.34 | 117.34 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 | 293.34 | 146.66 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 293.34 | 176.00 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 133.33 | 66.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 133.33 | 100.00 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 133.33 | 133.33 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 133.33 | 166.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 166.67 | 66.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 166.67 | 100.00 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 166.67 | 133.33 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 166.67 | 166.67 | 66.67 | 33.33 | 0.3% Center |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 202.00 | 67.34 | 67.33 | 33.66 | B24b2:1 =11 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 202.00 | 101.00 | 67.33 | 33.66 | B24b2:1 =11 |
| 0 | 0 | 1 | 1 | 0 | 1 | 0 | 202.00 | 134.66 | 67.33 | 33.66 | B24b2:1 =11 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 202.00 | 168.34 | 67.33 | 33.66 | B24b2:1 =11 |
| 0 | 0 | 1 | 1 | 1 | 0 | 0 | 220.00 | 73.34 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 220.00 | 110.00 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 220.00 | 146.66 | 73.33 | 36.66 | Spread Off |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 220.00 | 183.34 | 73.33 | 36.66 | Spread Off |



Table1: QuadRom Frequency Selection Table Continued

| Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | CPU | ZCLK | AGP | PCI | Spread |
|------|------|------|------|------|------|------|--------|--------|-------|-------|------------|
| X | X | FS4 | FS3 | FS2 | FS1 | FS0 | MHz | MHz | MHz | MHz | % |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 206.00 | 68.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 206.00 | 103.00 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 206.00 | 137.33 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 206.00 | 171.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 240.33 | 68.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 1 | 0 | 1 | 240.33 | 96.13 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 240.33 | 137.33 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 0 | 1 | 1 | 1 | 240.33 | 180.25 | 72.10 | 36.05 | Spread Off |
| 0 | 1 | 0 | 1 | 0 | 0 | 0 | 274.67 | 68.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 274.67 | 109.87 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 | 274.67 | 137.33 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 274.67 | 164.80 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 0 | 1 | 1 | 0 | 0 | 302.14 | 75.54 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 302.14 | 120.86 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 302.14 | 151.06 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 302.14 | 181.28 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 137.33 | 68.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 137.33 | 103.00 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 137.33 | 137.33 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 137.33 | 171.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 171.67 | 68.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 1 | 0 | 1 | 171.67 | 103.00 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 1 | 1 | 0 | 171.67 | 137.33 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 171.67 | 171.67 | 68.67 | 34.33 | Spread Off |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | 208.06 | 69.36 | 69.35 | 34.67 | Spread Off |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 208.06 | 104.03 | 69.35 | 34.67 | Spread Off |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 208.06 | 138.70 | 69.35 | 34.67 | Spread Off |
| 0 | 1 | 1 | 1 | 0 | 1 | 1 | 208.06 | 173.39 | 69.35 | 34.67 | Spread Off |
| 0 | 1 | 1 | 1 | 1 | 0 | 0 | 226.60 | 75.54 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 1 | 1 | 1 | 0 | 1 | 226.60 | 113.30 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 1 | 1 | 1 | 1 | 0 | 226.60 | 151.06 | 75.53 | 37.76 | Spread Off |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 226.60 | 188.84 | 75.53 | 37.76 | Spread Off |



Table1: QuadRom Frequency Selection Table Continued

| Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | CPU | ZCLK | AGP | PCI | Spread |
|------|------|------|------|------|------|------|--------|--------|-------|-------|------------|
| X | X | FS4 | FS3 | FS2 | FS1 | FS0 | MHz | MHz | MHz | MHz | % |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 214.00 | 71.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 214.00 | 107.00 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 214.00 | 142.66 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 214.00 | 178.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 249.66 | 71.33 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 249.66 | 99.86 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 249.66 | 142.66 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 249.66 | 187.25 | 74.90 | 37.45 | Spread Off |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 285.34 | 71.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 285.34 | 114.14 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 285.34 | 142.66 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 285.34 | 171.20 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 313.87 | 78.47 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 313.87 | 125.55 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 313.87 | 156.93 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 0 | 1 | 1 | 1 | 1 | 313.87 | 188.32 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 142.66 | 71.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 142.66 | 107.00 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 142.66 | 142.66 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 0 | 1 | 1 | 142.66 | 178.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 178.34 | 71.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 1 | 0 | 1 | 178.34 | 107.00 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 178.34 | 142.66 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 178.34 | 178.34 | 71.33 | 35.66 | Spread Off |
| 1 | 0 | 1 | 1 | 0 | 0 | 0 | 216.14 | 72.05 | 72.05 | 36.02 | Spread Off |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 216.14 | 108.07 | 72.05 | 36.02 | Spread Off |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 216.14 | 144.09 | 72.05 | 36.02 | Spread Off |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 216.14 | 180.12 | 72.05 | 36.02 | Spread Off |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 235.40 | 78.47 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 235.40 | 117.70 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 235.40 | 156.93 | 78.47 | 39.23 | Spread Off |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 235.40 | 196.17 | 78.47 | 39.23 | Spread Off |



Table1: QuadRom Frequency Selection Table Continued

| Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | CPU | ZCLK | AGP | PCI | Spread |
|------|------|------|------|------|------|------|--------|--------|-------|-------|------------|
| X | X | FS4 | FS3 | FS2 | FS1 | FS0 | MHz | MHz | MHz | MHz | % |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 220.00 | 73.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 220.00 | 110.00 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 0 | 1 | 0 | 220.00 | 146.66 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 220.00 | 183.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 256.66 | 73.33 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 256.66 | 102.66 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 256.66 | 146.66 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 0 | 1 | 1 | 1 | 256.66 | 192.50 | 77.00 | 38.50 | Spread Off |
| 1 | 1 | 0 | 1 | 0 | 0 | 0 | 293.34 | 73.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 293.34 | 117.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 293.34 | 146.66 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 | 293.34 | 176.00 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 322.67 | 80.67 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 322.67 | 129.07 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 322.67 | 161.33 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 322.67 | 193.60 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 146.66 | 73.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 146.66 | 110.00 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 | 146.66 | 146.66 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 0 | 1 | 1 | 146.66 | 183.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 | 183.34 | 73.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 183.34 | 110.00 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 1 | 1 | 0 | 183.34 | 146.66 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 183.34 | 183.34 | 73.33 | 36.66 | Spread Off |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 222.20 | 74.07 | 74.07 | 37.03 | Spread Off |
| 1 | 1 | 1 | 1 | 0 | 0 | 1 | 222.20 | 111.10 | 74.07 | 37.03 | Spread Off |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 222.20 | 148.13 | 74.07 | 37.03 | Spread Off |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 222.20 | 185.17 | 74.07 | 37.03 | Spread Off |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 242.00 | 80.67 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 242.00 | 121.00 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 1 | 1 | 1 | 1 | 0 | 242.00 | 161.33 | 80.67 | 40.33 | Spread Off |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 242.00 | 201.67 | 80.67 | 40.33 | Spread Off |



I²C Table: Function Control Register

| Byte 0 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|----|-------|---------|---|------|---|--------|-----|
| Bit 7 | - | | PDEN | PD# Enable | RW | Disable | Enable | 1 |
| Bit 6 | 26 | | PCICLK7 | Output Control | RW | Disable | Enable | 1 |
| Bit 5 | - | | WDS_EN | WD Soft Enable | RW | Disable | Enable | 1 |
| Bit 4 | 25 | | PCICLK6 | Output Control | RW | Disable | Enable | 1 |
| Bit 3 | - | | AFS1 | Async Rom SEL_1 | RW | See Table 3: Async Z-CLK Frequency Selection Table | | 0 |
| Bit 2 | - | | AFS0 | Async Rom SEL_0 | RW | | | 0 |
| Bit 1 | - | | AEN1 | Zclk/Agp/Pci Freq Source Select Control | RW | See Table 4 : ZCLK, AGP & PCI Frequency Source Decode Table | | 0 |
| Bit 0 | - | | AEN0 | | RW | | | 0 |

Table 3: Asynchronous ZCLK Frequency Selection Table

| Byte0 Bit3 | Byte0 Bit2 | ZCLK Frequency |
|------------|------------|----------------|
| 0 | 0 | 64.01 |
| 0 | 1 | 72.01 |
| 1 | 0 | 82.30 |
| 1 | 1 | 144.02 |

Table 4: ZCLK, AGP & PCI Frequency Source Decode Table

| Byte0 Bit1 | Byte0 Bit0 | ZCLK & AGP & PCI |
|------------|------------|---|
| 0 | 0 | See Table 1, QuadRom Frequency Table |
| 0 | 1 | N-Programming for AGP/PCI/ZCLK |
| 1 | 0 | See Table 1 for AGP/PCI, Table 3 for ZCLK |
| 1 | 1 | N-Programming for AGP/PCI, Table 3 for ZCLK |

I²C Table: Async N-Programming Frequency Select Register

| Byte 1 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|---|-------|-------------|---|------|---|---|-----|
| Bit 7 | - | | N PLL3 Div7 | The decimal representation of N PLL2 Div (7:0) + 8 is equal to VCO divider value for PLL2. Default at power up = 66.67MHz | RW | - | - | 0 |
| Bit 6 | - | | N PLL3 Div6 | | RW | - | - | 1 |
| Bit 5 | - | | N PLL3 Div5 | | RW | - | - | 0 |
| Bit 4 | - | | N PLL3 Div4 | | RW | - | - | 0 |
| Bit 3 | - | | N PLL3 Div3 | | RW | - | - | 0 |
| Bit 2 | - | | N PLL3 Div2 | | RW | - | - | 1 |
| Bit 1 | - | | N PLL3 Div1 | | RW | - | - | 1 |
| Bit 0 | - | | N PLL3 Div0 | | RW | - | - | 1 |

I²C Table: Reserved Register

| Byte 2 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|---|-------|----------|------------------|------|---|---|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 6 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 5 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 4 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 3 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 2 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 1 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 0 | - | | Reserved | Reserved | RW | - | - | 1 |



I²C Table: Reserved Register

| Byte 3 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|---|-------|----------|------------------|------|---|---|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 6 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 5 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 4 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 3 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 2 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 1 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 0 | - | | Reserved | Reserved | RW | - | - | 1 |

I²C Table: Frequency Select Register

| Byte 4 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|---|-------|-----------|-------------------------|------|--|-----------|-----|
| Bit 7 | - | | FS3 | Freq Select Bit 7 | RW | See Table1 : Quad Rom Frequency Selection Table | | 0 |
| Bit 6 | - | | FS2 | Freq Select Bit 6 | RW | | | 0 |
| Bit 5 | - | | FS1 | Freq Select Bit 5 | RW | | | 0 |
| Bit 4 | - | | FS0 | Freq Select Bit 4 | RW | | | 0 |
| Bit 3 | - | | FS Source | Frequency HW/IIC Select | RW | Latch Input | IIC | 0 |
| Bit 2 | - | | FS4 | Freq Select Bit 2 | RW | See Table1 | | 0 |
| Bit 1 | - | | SS_EN | Spread Enable | RW | OFF | ON | 1 |
| Bit 0 | - | | Outputs | Output Control | RW | Running | Tri-state | 0 |

I²C Table: Read Back Register

| Byte 5 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|---|-------|----------|--------------------------------|------|--------|-------|-----|
| Bit 7 | - | | WDHRB | WD Hard Alarm Status Read back | R | Normal | Alarm | X |
| Bit 6 | - | | WDSRB | WD Soft Alarm Status Read back | R | Normal | Alarm | X |
| Bit 5 | - | | MULTISEL | Multisel Read back | R | - | - | X |
| Bit 4 | - | | FS4RB | FS4 Read back | R | - | - | X |
| Bit 3 | - | | FS3RB | FS3 Read back | R | - | - | X |
| Bit 2 | - | | FS2RB | FS2 Read back | R | - | - | X |
| Bit 1 | - | | FS1RB | FS1 Read back | R | - | - | X |
| Bit 0 | - | | FS0RB | FS0 Read back | R | - | - | X |

I²C Table: Output Control Register

| Byte 6 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|--|--------|--------------|-------------------|------|--------------|-------------|-----|
| Bit 7 | | 10 | ZCLK_1 | Output Control | RW | Disable | Enable | 1 |
| Bit 6 | | 9 | ZCLK_0 | Output Control | RW | Disable | Enable | 1 |
| Bit 5 | | 13 | PCICLK_F0 | PCI_STOP# Control | RW | Stop Disable | Stop Enable | 0 |
| Bit 4 | | 14 | PCICLK_F1 | PCI_STOP# Control | RW | Stop Disable | Stop Enable | 0 |
| Bit 3 | | 42, 41 | CPUCLK8T0/C0 | CPU_STOP# Control | RW | Stop Disable | Stop Enable | 1 |
| Bit 2 | | 46, 45 | CPUCLK8T1/C1 | CPU_STOP# Control | RW | Stop Disable | Stop Enable | 1 |
| Bit 1 | | 42, 41 | CPUCLK8T0/C0 | Output Control | RW | Disable | Enable | 1 |
| Bit 0 | | 46, 45 | CPUCLK8T1/C1 | Output Control | RW | Disable | Enable | 1 |



I²C Table: Output Control Register

| Byte 7 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|--|-------|-----------|------------------|------|---------|--------|-----|
| Bit 7 | | 14 | PCICLK_F1 | Output Control | RW | Disable | Enable | 1 |
| Bit 6 | | 13 | PCICLK_F0 | Output Control | RW | Disable | Enable | 1 |
| Bit 5 | | 22 | PCICLK5 | Output Control | RW | Disable | Enable | 1 |
| Bit 4 | | 21 | PCICLK4 | Output Control | RW | Disable | Enable | 1 |
| Bit 3 | | 20 | PCICLK3 | Output Control | RW | Disable | Enable | 1 |
| Bit 2 | | 19 | PCICLK2 | Output Control | RW | Disable | Enable | 1 |
| Bit 1 | | 18 | PCICLK1 | Output Control | RW | Disable | Enable | 1 |
| Bit 0 | | 17 | PCICLK0 | Output Control | RW | Disable | Enable | 1 |

I²C Table: Byte Count Register

| Byte 8 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|--|-------|------|---|------|---|---|-----|
| Bit 7 | | - | BC7 | Writing to this register will configure how many bytes will be read back, default is 0F = 15 bytes. | RW | - | - | 0 |
| Bit 6 | | - | BC6 | | RW | - | - | 0 |
| Bit 5 | | - | BC5 | | RW | - | - | 0 |
| Bit 4 | | - | BC4 | | RW | - | - | 0 |
| Bit 3 | | - | BC3 | | RW | - | - | 1 |
| Bit 2 | | - | BC2 | | RW | - | - | 1 |
| Bit 1 | | - | BC1 | | RW | - | - | 1 |
| Bit 0 | | - | BC0 | | RW | - | - | 1 |

I²C Table: Watchdog Timer Register

| Byte 9 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|--------|--|-------|------|---|------|---|---|-----|
| Bit 7 | | - | WD7 | These bits represent X*290ms the watchdog timer will wait before it goes to alarm mode. Default is 16 X 290ms =4.64 seconds | RW | - | - | 0 |
| Bit 6 | | - | WD6 | | RW | - | - | 0 |
| Bit 5 | | - | WD5 | | RW | - | - | 0 |
| Bit 4 | | - | WD4 | | RW | - | - | 1 |
| Bit 3 | | - | WD3 | | RW | - | - | 0 |
| Bit 2 | | - | WD2 | | RW | - | - | 0 |
| Bit 1 | | - | WD1 | | RW | - | - | 0 |
| Bit 0 | | - | WD0 | | RW | - | - | 0 |

I²C Table: VCO Control Select Bit & WD Timer Control Register

| Byte 10 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|--|-------|----------|--|------|---------|--------|-----|
| Bit 7 | | - | M/NEN | M/N Programming Enable | RW | Disable | Enable | 0 |
| Bit 6 | | - | WDEN | Watchdog Enable | R | Disable | Enable | 0 |
| Bit 5 | | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 4 | | - | WD SF4 | Writing to these bit will configure the safe frequency as Byte4bit 2, (7:4), Byte 24bit(6:5) | RW | - | - | 0 |
| Bit 3 | | - | WD SF3 | | RW | - | - | 0 |
| Bit 2 | | - | WD SF2 | | RW | - | - | 0 |
| Bit 1 | | - | WD SF1 | | RW | - | - | 0 |
| Bit 0 | | - | WD SF0 | | RW | - | - | 1 |



I²C Table: VCO Frequency Control Register

| Byte 11 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|--------|--|------|---|---|-----|
| Bit 7 | - | | N Div8 | N Divider Bit 8 | RW | - | - | X |
| Bit 6 | - | | M Div6 | The decimal representation of M Div (6:0) + 2 is equal to reference divider value. Default at power up = latch-in or Byte 0 Rom table. | RW | - | - | X |
| Bit 5 | - | | M Div5 | | RW | - | - | X |
| Bit 4 | - | | M Div4 | | RW | - | - | X |
| Bit 3 | - | | M Div3 | | RW | - | - | X |
| Bit 2 | - | | M Div2 | | RW | - | - | X |
| Bit 1 | - | | M Div1 | | RW | - | - | X |
| Bit 0 | - | | M Div0 | | RW | - | - | X |

I²C Table: VCO Frequency Control Register

| Byte 12 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|--------|--|------|---|---|-----|
| Bit 7 | - | | N Div7 | The decimal representation of N Div (8:0) + 8 is equal to VCO divider value. Default at power up = latch-in or Byte 0 Rom table. | RW | - | - | X |
| Bit 6 | - | | N Div6 | | RW | - | - | X |
| Bit 5 | - | | N Div5 | | RW | - | - | X |
| Bit 4 | - | | N Div4 | | RW | - | - | X |
| Bit 3 | - | | N Div3 | | RW | - | - | X |
| Bit 2 | - | | N Div2 | | RW | - | - | X |
| Bit 1 | - | | N Div1 | | RW | - | - | X |
| Bit 0 | - | | N Div0 | | RW | - | - | X |

I²C Table: Spread Spectrum Control Register

| Byte 13 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|------|--|------|---|---|-----|
| Bit 7 | - | | SSP7 | These Spread Spectrum bits will program the spread percentage. It is recommended to use ICS Spread % table for spread programming. | RW | - | - | X |
| Bit 6 | - | | SSP6 | | RW | - | - | X |
| Bit 5 | - | | SSP5 | | RW | - | - | X |
| Bit 4 | - | | SSP4 | | RW | - | - | X |
| Bit 3 | - | | SSP3 | | RW | - | - | X |
| Bit 2 | - | | SSP2 | | RW | - | - | X |
| Bit 1 | - | | SSP1 | | RW | - | - | X |
| Bit 0 | - | | SSP0 | | RW | - | - | X |

I²C Table: Spread Spectrum Control Register

| Byte 14 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|---|------|---|---|-----|
| Bit 7 | - | | Reserved | Reserved | R | - | - | 0 |
| Bit 6 | - | | Reserved | Reserved | R | - | - | 0 |
| Bit 5 | - | | SSP13 | It is recommended to use ICS Spread % table for spread programming. | RW | - | - | X |
| Bit 4 | - | | SSP12 | | RW | - | - | X |
| Bit 3 | - | | SSP11 | | RW | - | - | X |
| Bit 2 | - | | SSP10 | | RW | - | - | X |
| Bit 1 | - | | SSP9 | | RW | - | - | X |
| Bit 0 | - | | SSP8 | | RW | - | - | X |



I²C Table: Output Divider Control Register

| Byte 15 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|--|------|--|---|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 6 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 5 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 4 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 3 | - | | CPU Div3 | CPU divider ratio can be configured via these 4 bits individually. | RW | See Table 5: Divider Ratio Combination Table | | X |
| Bit 2 | - | | CPU Div2 | | RW | | | X |
| Bit 1 | - | | CPU Div1 | | RW | | | X |
| Bit 0 | - | | CPU Div0 | | RW | | | X |

Table 5: CPU Divider Ratio Combination Table

| Divider (1:0) | Divider (3:2) | | | | | | | | | |
|---------------|---------------|------|---------|------|---------|------|---------|------|----|--|
| | Bit | 00 | 01 | 10 | 11 | MSB | | | | |
| | | | 1 | 2 | 4 | 8 | | | | |
| | 00 | 0000 | 2 | 0100 | 4 | 1000 | 8 | 1100 | 16 | |
| | 01 | 0001 | 3 | 0101 | 6 | 1001 | 12 | 1101 | 24 | |
| | 10 | 0010 | 5 | 0110 | 10 | 1010 | 20 | 1110 | 40 | |
| 11 | 0011 | 7 | 0111 | 14 | 1011 | 28 | 1111 | 56 | | |
| LSB | Address | Div | Address | Div | Address | Div | Address | Div | | |

I²C Table: Output Divider Control Register

| Byte 16 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|------------------|------|---|---|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 6 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 5 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 4 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 3 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 2 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 1 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 0 | - | | Reserved | Reserved | RW | - | - | X |

I²C Table: Output Divider Control Register

| Byte 17 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|------------------|------|---------|---------|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 6 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 5 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 4 | - | | CPUINV | CPU Phase Invert | RW | Default | Inverse | X |
| Bit 3 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 2 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 1 | - | | Reserved | Reserved | RW | - | - | X |
| Bit 0 | - | | Reserved | Reserved | RW | - | - | X |



I²C Table: Group Skew Control Register

| Byte 18 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|------------------|------|---|---|-----|
| Bit 7 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 6 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 5 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 4 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 3 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 2 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 1 | - | - | Reserved | Reserved | RW | - | - | X |
| Bit 0 | - | - | Reserved | Reserved | RW | - | - | X |

I²C Table: Group Skew Control Register

| Byte 19 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|-----------------------|------|---|---|-----|
| Bit 7 | - | - | ZCLKSkw1 | CPU-ZCLK Skew Control | RW | See Table 6: 4-Steps Skew Programming Table | | 0 |
| Bit 6 | - | - | ZCLKSkw0 | | RW | | | 0 |
| Bit 5 | - | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 4 | - | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 3 | - | - | AGPSkw1 | CPU-AGP Skew Control | RW | See Table 6: 4-Steps Skew Programming Table | | 0 |
| Bit 2 | - | - | AGPSkw0 | | RW | | | 0 |
| Bit 1 | - | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 0 | - | - | Reserved | Reserved | RW | - | - | 0 |

I²C Table: Group Skew Control Register

| Byte 20 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|-----------|------------------------|------|---|---|-----|
| Bit 7 | - | - | PCI_FSkw1 | CPU-PCI_F Skew Control | RW | See Table 6: 4-Steps Skew Programming Table | | 0 |
| Bit 6 | - | - | PCI_FSkw0 | | RW | | | 0 |
| Bit 5 | - | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 4 | - | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 3 | - | - | PCISkw1 | CPU-PCI Skew Control | RW | See Table 6: 4-Steps Skew Programming Table | | 0 |
| Bit 2 | - | - | PCISkw0 | | RW | | | 0 |
| Bit 1 | - | - | Reserved | Reserved | RW | - | - | 0 |
| Bit 0 | - | - | Reserved | Reserved | RW | - | - | 0 |

Table 6: 4-Steps Skew Programming Table

| 4 Step | 0 | 1 | LSB |
|--------|-------|-------|-----|
| 0 | 0ps | 250ps | - |
| 1 | 500ps | 750ps | - |
| MSB | - | - | - |



I²C Table: Slew Rate Control Register

| Byte 21 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|-----------|-------------------------|------|---|---|-----|
| Bit 7 | - | | 24/48Slw1 | 24/48 Slew Rate Control | RW | - | - | 0 |
| Bit 6 | - | | 24/48Slw0 | | RW | - | - | 0 |
| Bit 5 | - | | AGPSlw1 | AGP Slew Rate Control | RW | - | - | 0 |
| Bit 4 | - | | AGPSlw0 | | RW | - | - | 0 |
| Bit 3 | - | | ZCLKSlw1 | ZCLK Slew Rate Control | RW | - | - | 0 |
| Bit 2 | - | | ZCLKSlw0 | | RW | - | - | 0 |
| Bit 1 | - | | REFSlw1 | REF Slew Rate Control | RW | - | - | 0 |
| Bit 0 | - | | REFSlw0 | | RW | - | - | 0 |

I²C Table: Slew Rate Control Register

| Byte 22 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|-----------|-------------------------|------|---------|--------|-----|
| Bit 7 | - | | SDSlw1 | SD Slew Rate Control | RW | - | - | 0 |
| Bit 6 | - | | SDSlw0 | | RW | - | - | 0 |
| Bit 5 | | 34 | AGPCLK1 | Output Control | RW | Disable | Enable | 1 |
| Bit 4 | | 35 | AGPCLK0 | Output Control | RW | Disable | Enable | 1 |
| Bit 3 | - | | PCI_FSlw1 | PCI_F Slew Rate Control | RW | - | - | 0 |
| Bit 2 | - | | PCI_FSlw0 | | RW | - | - | 0 |
| Bit 1 | - | | PCISlw1 | PCI Slew Rate Control | RW | - | - | 0 |
| Bit 0 | - | | PCISlw0 | | RW | - | - | 0 |

I²C Table: Output Control Register

| Byte 23 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|------------------|------|---------|--------|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | 0 |
| Bit 6 | - | | SEL24_48 | 24MHz or 48MHz | RW | 48MHz | 24MHz | 1 |
| Bit 5 | - | | Reserved | Reserved | RW | - | - | 1 |
| Bit 4 | | 30 | 48MHz | Output Control | RW | Disable | Enable | 1 |
| Bit 3 | | 29 | 24_48MHz | Output Control | RW | Disable | Enable | 1 |
| Bit 2 | | 4 | REF2 | Output Control | RW | Disable | Enable | 1 |
| Bit 1 | | 3 | REF1 | Output Control | RW | Disable | Enable | 1 |
| Bit 0 | | 2 | REF0 | Output Control | RW | Disable | Enable | 1 |

I²C Table: Reserved Register

| Byte 24 | | Pin # | Name | Control Function | Type | 0 | 1 | PWD |
|---------|---|-------|----------|-------------------|------|--|---|-----|
| Bit 7 | - | | Reserved | Reserved | RW | - | - | 0 |
| Bit 6 | - | | FS6 | Freq Select bit 6 | RW | See Table 1 | | 0 |
| Bit 5 | - | | FS5 | Freq Select bit 5 | RW | | | 0 |
| Bit 4 | - | | Reserved | Reserved | RW | - | - | 0 |
| Bit 3 | - | | Reserved | Reserved | RW | - | - | 0 |
| Bit 2 | - | | SS_SEL | SS Scheme Select1 | RW | See Table 2: Spread Spectrum Selection Table | | 0 |
| Bit 1 | - | | SS_SEL | SS Scheme Select1 | RW | | | 0 |
| Bit 0 | - | | Reserved | Reserved | RW | - | - | 0 |



Table2: Spread Spectrum Select Table

| SS1 (Byte 24 bit 2) | SS0 (Byte 24 bit 1) | For Spreadable Frequency Only |
|------------------------|------------------------|----------------------------------|
| 0 | 0 | 0.35% |
| 0 | 1 | 0.50% |
| 1 | 0 | 0.75% |
| 1 | 1 | 2.50% |

Absolute Maximum Ratings

| | |
|-------------------------------|--------------------------------|
| Core Supply Voltage | 4.6 V |
| I/O Supply Voltage | 3.6V |
| Logic Inputs | GND -0.5 V to $V_{DD} + 0.5 V$ |
| Ambient Operating Temperature | 0°C to +70°C |
| Storage Temperature | -65°C to +150°C |
| Case Temperature | 115°C |

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$; Supply Voltage $V_{DD} = 3.3 V \pm 5\%$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--------------------------------|---------------|---|----------------|-----|----------------|-------|
| Input High Voltage | V_{IH} | | 2 | | $V_{DD} + 0.3$ | V |
| Input Low Voltage | V_{IL} | | $V_{SS} - 0.3$ | | 0.8 | V |
| Input High Current | I_{IH} | $V_{IN} = V_{DD}$ | | | 5 | mA |
| Input Low Current | I_{IL1} | $V_{IN} = 0 V$; Inputs with no pull-up resistors | -5 | | | mA |
| Input Low Current | I_{IL2} | $V_{IN} = 0 V$; Inputs with pull-up resistors | -200 | | | mA |
| Operating Supply Current | $I_{DD(op)}$ | $C_L = 0 pF$; Select @ 100MHz | | | 180 | mA |
| Power Down Supply Current | I_{DDPD} | $C_L = 0 pF$; With input address to Vdd or GND | | | 40 | mA |
| Input frequency | F_i | $V_{DD} = 3.3 V$; | 11 | | 16 | MHz |
| Input Capacitance ¹ | C_{IN} | Logic Inputs | | | 5 | pF |
| | C_{INX} | X1 & X2 pins | 27 | | 45 | pF |
| Transition Time ¹ | T_{trans} | To 1st crossing of target Freq. | | | 3 | ms |
| Clk Stabilization ¹ | T_{STAB} | From $V_{DD} = 3.3 V$ to 1% target Freq. | | | 3 | ms |
| Skew ¹ | $T_{CPU-PCI}$ | $V_T = 1.5 V$ | 1.5 | | 4 | ns |

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - ZCLK

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{V} \pm 5\%$; $C_L = 10\text{-}30\text{ pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|-----------------|---|-----|-----|------|----------|
| Output Frequency | F_{O1} | | | | | MHz |
| Output Impedance | R_{DSP1}^1 | $V_O = V_{DD} \cdot (0.5)$ | 12 | | 55 | Ω |
| Output High Voltage | V_{OH}^1 | $I_{OH} = -1\text{ mA}$ | 2.4 | | | V |
| Output Low Voltage | V_{OL}^1 | $I_{OL} = 1\text{ mA}$ | | | 0.55 | V |
| Output High Current | I_{OH}^1 | $V_{OH@MIN} = 1.0\text{ V}$, $V_{OH@MAX} = 3.135\text{ V}$ | -33 | | -33 | mA |
| Output Low Current | I_{OL}^1 | $V_{OL@MIN} = 1.95\text{ V}$, $V_{OL@MAX} = 0.4\text{ V}$ | 30 | | 38 | mA |
| Rise Time | t_{r1}^1 | $V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$ | 0.5 | | 2 | ns |
| Fall Time | t_{f1}^1 | $V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$ | 0.5 | | 2 | ns |
| Duty Cycle | d_{t1}^1 | $V_T = 1.5\text{ V}$ | 45 | | 55 | % |
| Skew | t_{sk1}^1 | $V_T = 1.5\text{ V}$ | | | 250 | ps |
| Jitter | $t_{jcy-cyc}^1$ | $V_T = 1.5\text{ V}$ 3V66 | | | 250 | ps |

Electrical Characteristics - AGPCLK, ZCLK

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{V} \pm 5\%$; $C_L = 10\text{-}30\text{ pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|-----------------|---|-----|-----|------|----------|
| Output Frequency | F_{O1} | | | | | MHz |
| Output Impedance | R_{DSP1}^1 | $V_O = V_{DD} \cdot (0.5)$ | 12 | | 55 | Ω |
| Output High Voltage | V_{OH}^1 | $I_{OH} = -1\text{ mA}$ | 2.4 | | | V |
| Output Low Voltage | V_{OL}^1 | $I_{OL} = 1\text{ mA}$ | | | 0.55 | V |
| Output High Current | I_{OH}^1 | $V_{OH@MIN} = 1.0\text{ V}$, $V_{OH@MAX} = 3.135\text{ V}$ | -33 | | -33 | mA |
| Output Low Current | I_{OL}^1 | $V_{OL@MIN} = 1.95\text{ V}$, $V_{OL@MAX} = 0.4\text{ V}$ | 30 | | 38 | mA |
| Rise Time | t_{r1}^1 | $V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$ | 0.5 | | 2 | ns |
| Fall Time | t_{f1}^1 | $V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$ | 0.5 | | 2 | ns |
| Duty Cycle | d_{t1}^1 | $V_T = 1.5\text{ V}$ | 45 | | 55 | % |
| Skew | t_{sk1}^1 | $V_T = 1.5\text{ V}$ | | | 250 | ps |
| Jitter | $t_{jcy-cyc}^1$ | $V_T = 1.5\text{ V}$ 3V66 | | | 250 | ps |

Electrical Characteristics - PCICLK

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V} \pm 5\%$; $C_L = 30\text{ pF}$

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------|-----------------|---|-----|-----|-----|-------|
| Output High Voltage | V_{OH1} | $I_{OH} = -18\text{ mA}$ | 2.1 | | | V |
| Output Low Voltage | V_{OL1} | $I_{OL} = 9.4\text{ mA}$ | | | 0.4 | V |
| Output High Current | I_{OH1} | $V_{OH} = 2.0\text{ V}$ | | | -22 | mA |
| Output Low Current | I_{OL1} | $V_{OL} = 0.8\text{ V}$ | 16 | | 57 | mA |
| Rise Time ¹ | t_{r1} | $V_{OL} = 0.4\text{ V}$, $V_{OH} = 2.4\text{ V}$ | | | 2 | ns |
| Fall Time ¹ | t_{f1} | $V_{OH} = 2.4\text{ V}$, $V_{OL} = 0.4\text{ V}$ | | | 2 | ns |
| Duty Cycle ¹ | d_{t1} | $V_T = 1.5\text{ V}$ | 45 | | 55 | % |
| Skew ¹ | t_{sk1} | $V_T = 1.5\text{ V}$ | | | 500 | ps |
| Jitter | $t_{jcy-cyc}^1$ | $V_T = 1.5\text{ V}$ | | | 500 | ps |
| | t_{jabs1} | $V_T = 1.5\text{ V}$ | | | 500 | ps |

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - 48MHz, 24_48MHz

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{V} \pm 5\%$; $C_L = 10\text{-}20\text{ pF}$ (unless otherwise specified)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------|-----------------|--|-----|-----|-----|----------|
| Output Impedance | R_{DSP1}^1 | $V_O = V_{DD} \cdot (0.5)$ | 20 | | 60 | Ω |
| Output High Voltage | V_{OH}^1 | $I_{OH} = -1\text{ mA}$ | 2.4 | | | V |
| Output Low Voltage | V_{OL}^1 | $I_{OL} = 1\text{ mA}$ | | | 0.4 | V |
| Output High Current | I_{OH}^1 | $V_{OH@MIN} = 1.0\text{ V}$ | -29 | | | |
| | | $V_{OH@MAX} = 3.135\text{ V}$ | | | -23 | mA |
| Output Low Current | I_{OL}^1 | $V_{OL@MIN} = 1.95\text{ V}$ | 29 | | | |
| | | $V_{OL@MAX} = 0.4\text{ V}$ | | | 27 | mA |
| Rise Time | t_{r1}^1 | $V_{OL} = 0.4\text{ V}, V_{OH} = 2.4\text{ V}$ | 0.5 | | 1 | ns |
| Fall Time | t_{f1}^1 | $V_{OH} = 2.4\text{ V}, V_{OL} = 0.4\text{ V}$ | 0.5 | | 1 | ns |
| Duty Cycle | d_{t1}^1 | $V_T = 1.5\text{ V}$ | 45 | | 55 | % |
| Jitter | $t_{jyc-cyc}^1$ | $V_T = 1.5\text{ V}$ | | | 350 | ps |

¹Guaranteed by design, not 100% tested in production.

Electrical Characteristics - REF

$T_A = 0 - 70^\circ\text{C}$; $V_{DD} = 3.3\text{ V}$, $\pm 5\%$; $C_L = 10 - 20\text{ pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------|----------------|--|-----|-----|------|-------|
| Output High Voltage | V_{OH5} | $I_{OH} = -12\text{ mA}$ | 2.6 | | | V |
| Output Low Voltage | V_{OL5} | $I_{OL} = 9\text{ mA}$ | | | 0.4 | V |
| Output High Current | I_{OH5} | $V_{OH} = 2.0\text{ V}$ | | | -22 | mA |
| Output Low Current | I_{OL5} | $V_{OL} = 0.8\text{ V}$ | 16 | | | mA |
| Rise Time ¹ | t_{r5} | $V_{OL} = 0.4\text{ V}, V_{OH} = 2.4\text{ V}$ | | | 4 | ns |
| Fall Time ¹ | t_{f5} | $V_{OH} = 2.4\text{ V}, V_{OL} = 0.4\text{ V}$ | | | 4 | ns |
| Duty Cycle ¹ | d_{t5} | $V_T = 1.5\text{ V}$ | 45 | | 55 | % |
| Jitter ¹ | $t_{jyc-cyc5}$ | $V_T = 1.5\text{ V}$ | | | 1000 | ps |
| | t_{jabs5} | $V_T = 1.5\text{ V}$ | | | 800 | ps |

Electrical Characteristics - CPUCLK

$T_A = 0 - 70^\circ \text{C}$; $V_{DD} = 3.3 \text{ V} \pm 5\%$; $C_L = 20 \text{ pF}$ (unless otherwise stated)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------------|-------------------------|--|------|-----|------|-------|
| Output Impedance | Z_O | $V_O = V_X$ | 15 | | 55 | W |
| Output High Voltage | V_{OH2B} | | 1 | | 1.2 | V |
| Output Low Voltage | V_{OL2B} | | | | 0.4 | V |
| Output Low Current | I_{OL2B} | $V_{OL} = 0.3 \text{ V}$ | 18 | | | mA |
| Rise Edge Rate ¹ | | Measured from 20-80% | 2 | | 7 | V/ns |
| Fall Edge Rate ¹ | | Measured from 80-20% | 2 | | 7 | V/ns |
| V_{DIFF} | | Differential Voltage, Measured @ the Hammer test load (single-ended measurement) | 0.4 | | 2.3 | V |
| DV_{DIFF} | | Change in V_{DIFF_DC} magnitude, Measured @ the Hammer test load (single-ended measurement) | -150 | | 150 | mV |
| V_{CM} | | Common Mode Voltage, Measured @ the Hammer test load (single-ended measurement) | 1.05 | | 1.45 | V |
| DV_{CM} | | Change in Common Mode Voltage, Measured @ the Hammer test load (single-ended measurement) | -200 | | 200 | mV |
| Duty Cycle ¹ | d_{t2B} | $V_T = 50\%$ | 45 | | 53 | % |
| Jitter, Cycle-to-cycle ¹ | $t_{j\text{cyc-cyc}2B}$ | $V_T = V_X$ | 0 | | 200 | ps |

Notes:

- 1 - Guaranteed by design, not 100% tested in production.
- 2 - V_{DIF} specifies the minimum input differential voltages ($V_{TR}-V_{CP}$) required for switching, where V_{TR} is the "true" input level and V_{CP} is the "complement" input level.
- 3 - $V_{pullup(\text{external})} = 1.5\text{V}$, Min = $V_{pullup(\text{external})}/2-150\text{mV}$; Max= $(V_{pullup(\text{external})}/2)+150\text{mV}$

Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kiloohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figure 1 shows a means of implementing this function when a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



| SYMBOL | In Millimeters | | In Inches | |
|--------|-------------------|-------------------|-------------------|-------------------|
| | COMMON DIMENSIONS | COMMON DIMENSIONS | COMMON DIMENSIONS | COMMON DIMENSIONS |
| | MIN | MAX | MIN | MAX |
| A | 2.41 | 2.80 | .095 | .110 |
| A1 | 0.20 | 0.40 | .008 | .016 |
| b | 0.20 | 0.34 | .008 | .0135 |
| c | 0.13 | 0.25 | .005 | .010 |
| D | SEE VARIATIONS | | SEE VARIATIONS | |
| E | 10.03 | 10.68 | .395 | .420 |
| E1 | 7.40 | 7.60 | .291 | .299 |
| e | 0.635 BASIC | | 0.025 BASIC | |
| h | 0.38 | 0.64 | .015 | .025 |
| L | 0.50 | 1.02 | .020 | .040 |
| N | SEE VARIATIONS | | SEE VARIATIONS | |
| alpha | 0° | 8° | 0° | 8° |

| VARIATIONS | | | | |
|------------|-------|-------|----------|------|
| N | D mm. | | D (inch) | |
| | MIN | MAX | MIN | MAX |
| 48 | 15.75 | 16.00 | .620 | .630 |

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

Ordering Information

ICS952801yFT

Example:

ICS XXXXX y F - T

Designation for tape and reel packaging

Package Type

F = SSOP

Revision Designator (will not correlate with datasheet revision)

Device Type

Prefix

ICS = Standard Device