HA-5020

## 100MHz Current Feedback Video Amplifier With Disable

The HA-5020 is a wide bandwidth, high slew rate amplifier optimized for video applications and gains between 1 and 10. Manufactured on Intersil's Reduced Feature Complementary Bipolar DI process, this amplifier uses current mode feedback to maintain higher bandwidth at a given gain than conventional voltage feedback amplifiers. Since it is a closed loop device, the HA-5020 offers better gain accuracy and lower distortion than open loop buffers.

The HA-5020 features low differential gain and phase and will drive two double terminated $75 \Omega$ coax cables to video levels with low distortion. Adding a gain flatness performance of 0.1 dB makes this amplifier ideal for demanding video applications. The bandwidth and slew rate of the HA-5020 are relatively independent of closed loop gain. The 100 MHz unity gain bandwidth only decreases to 60 MHz at a gain of 10 . The HA-5020 used in place of a conventional op amp will yield a significant improvement in the speed power product. To further reduce power, HA-5020 has a disable function which significantly reduces supply current, while forcing the output to a true high impedance state. This allows the outputs of multiple amplifiers to be wire-OR'd into multiplexer configurations. The device also includes output short circuit protection and output offset voltage adjustment.

The HA-5020 is available in commercial and industrial temperature ranges, and a choice of packages. See the "Ordering Information" section below for more information. For military grade product, please refer to the HA-5020/883 datasheet.

For multi channel versions of the HA-5020 see the HA5022 dual with disable, HA5023 dual, HA5013 triple, HA5024 quad with disable or HA5025 quad op amp data sheets.

## Pinout

HA-5020
(PDIP, SOIC) TOP VIEW


## Features

- Wide Unity Gain Bandwidth . . . . . . . . . . . . . . . . . 100MHz
- Slew Rate . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 800V/ $/$ s
- Output Current . . . . . . . . . . . . . . . . . . . . . . . $\pm 30 \mathrm{~mA}$ (Min)
- Drives 3.5 V into $75 \Omega$
- Differential Gain . . . . . . . . . . . . . . . . . . . . . . . . . . . 0.03\%
- Differential Phase . . . . . . . . . . . . . . . . . . . . 0.03 Degrees
- Low Input Voltage Noise . . . . . . . . . . . . . . . . . . 4.5nV/ $\sqrt{\mathrm{Hz}}$
- Low Supply Current . . . . . . . . . . . . . . . . . . . . 10mA (Max)
- Wide Supply Range . . . . . . . . . . . . . . . . . . $\pm 5 \mathrm{~V}$ to $\pm 15 \mathrm{~V}$
- Output Enable/Disable
- High Performance Replacement for EL2020


## Applications

- Unity Gain Video/Wideband Buffer
- Video Gain Block
- Video Distribution Amp/Coax Cable Driver
- Flash A/D Driver
- Waveform Generator Output Driver
- Current to Voltage Converter; D/A Output Buffer
- Radar Systems
- Imaging Systems


## Ordering Information

| PART NUMBER <br> (BRAND) | TEMP. <br> RANGE $\left({ }^{\circ} \mathbf{C}\right)$ | PACKAGE | PKG. <br> NO. |
| :--- | :---: | :--- | :--- |
| HA3-5020-5 | 0 to 75 | 8 Ld PDIP | E8.3 |
| HA9P5020-5 <br> (H50205) | 0 to 75 | 8 Ld SOIC | M8.15 |
| HA3-5020-9 | -40 to 85 | 8 Ld PDIP | E8.3 |

## Absolute Maximum Ratings (Note 1)

Voltage Between V+ and V- Terminals. . . . . . . . . . . . . . . . . . . . 36V
DC Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . $\pm$ V $_{\text {SUPPLY }}$
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10V
Output Current . . . . . . . . . . . . . . . . . . . . . . . . Short Circuit Protected

## Operating Conditions

Temperature Range

```
HA-5020-5 HA-5020-9
\(0^{\circ} \mathrm{C}\) to \(75^{\circ} \mathrm{C}\)
```

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

## NOTES:

1. Maximum power dissipation, including output load, must be designed to maintain junction temperature below $150^{\circ} \mathrm{C}$ for plastic packages.
2. $\theta_{J A}$ is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications $\quad V_{S U P P L Y}= \pm 15 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 \mathrm{pF}$, Unless Otherwise Specified

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA-5020-5, -9 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Offset Voltage (Notes 3, 14) |  | 25 | - | 2 | 8 | mV |
|  |  | Full | - | - | 10 | mV |
| Average Input Offset Voltage Drift |  | Full | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| V ${ }_{\text {IO }}$ Common Mode Rejection Ratio (Note 14) | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 25 | 60 | - | - | dB |
|  |  | Full | 50 | - | - | dB |
| $\mathrm{V}_{10}$ Power Supply Rejection Ratio (Note 14) | $\pm 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}$ | 25 | 64 | - | - | dB |
|  |  | Full | 60 | - | - | dB |
| Non-Inverting Input (+IN) Current (Note 14) |  | 25 | - | 3 | 8 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 20 | $\mu \mathrm{A}$ |
| +IN Common Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 25 | - | - | 0.1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| +IN Power Supply Rejection | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}$ | 25 | - | - | 0.06 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input (-IN) Current (Note 14) |  | 25 | - | 12 | 20 | $\mu \mathrm{A}$ |
|  |  | Full | - | 25 | 50 | $\mu \mathrm{A}$ |
| -IN Common Mode Rejection | $\mathrm{V}_{\mathrm{CM}}= \pm 10 \mathrm{~V}$ | 25 | - | - | 0.4 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| -IN Power Supply Rejection | $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 18 \mathrm{~V}$ | 25 | - | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |
| Transimpedance (Notes 9, 14) |  | 25 | 3500 | - | - | V/mA |
|  |  | Full | 1000 | - | - | V/mA |
| Open Loop DC Voltage Gain (Note 9) | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=400 \Omega, \\ & \mathrm{~V}_{\mathrm{OUT}}= \pm 10 \mathrm{~V} \end{aligned}$ | 25 | 70 | - | - | dB |
|  |  | Full | 65 | - | - | dB |
| Open Loop DC Voltage Gain | $\begin{aligned} & R_{\mathrm{L}}=100 \Omega, \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V} \end{aligned}$ | 25 | 60 | - | - | dB |
|  |  | Full | 55 | - | - | dB |


| $\begin{array}{ll}\text { Electrical Specifications } & \\ & V \text { SUPPLY }\end{array}$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA-5020-5, -9 |  |  | UNITS |
|  |  |  | MIN | TYP | MAX |  |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage Swing (Note 14) | $R_{L}=150 \Omega$ | 25 to 85 | $\pm 12$ | $\pm 12.7$ | - | V |
|  |  | -40 to 0 | $\pm 11$ | $\pm 11.8$ | - | V |
| Output Current (Guaranteed by Output Voltage Test) |  | 25 | $\pm 30$ | $\pm 31.7$ | - | mA |
|  |  | Full | $\pm 27.5$ | - | - | mA |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Quiescent Supply Current (Note 14) |  | Full | - | 7.5 | 10 | mA |
| Supply Current, Disabled (Note 14) | $\overline{\text { DISABLE }}=0 \mathrm{~V}$ | Full | - | 5 | 7.5 | mA |
| Disable Pin Input Current | $\overline{\text { DISABLE }}=0 \mathrm{~V}$ | Full | - | 1.0 | 1.5 | mA |
| Minimum Pin 8 Current to Disable (Note 4) |  | Full | 350 | - | - | $\mu \mathrm{A}$ |
| Maximum Pin 8 Current to Enable (Note 5) |  | Full | - | - | 20 | $\mu \mathrm{A}$ |
| AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+1$ ) |  |  |  |  |  |  |
| Slew Rate (Note 6) |  | 25 | 600 | 800 | - | V/us |
|  |  | Full | 500 | 700 | - | V/us |
| Full Power Bandwidth (Note 7) (Guaranteed by Slew Rate Test) |  | 25 | 9.6 | 12.7 | - | MHz |
|  |  | Full | 8.0 | 11.1 | - | MHz |
| Rise Time (Note 8) |  | 25 | - | 5 | - | ns |
| Fall Time (Note 8) |  | 25 | - | 5 | - | ns |
| Propagation Delay (Notes 8, 14) |  | 25 | - | 6 | - | ns |
| -3dB Bandwidth (Note 14) | $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ | 25 | - | 100 | - | MHz |
| Settling Time to 1\% | 10V Output Step | 25 | - | 45 | - | ns |
| Settling Time to 0.25\% | 10V Output Step | 25 | - | 100 | - | ns |
| AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+10, \mathrm{R}_{\mathrm{F}}=383 \Omega$ ) |  |  |  |  |  |  |
| Slew Rate (Notes 6, 9) |  | 25 | 900 | 1100 | - | V/us |
|  |  | Full | 700 | - | - | V/us |
| Full Power Bandwidth (Note 7) (Guaranteed by Slew Rate Test) |  | 25 | 14.3 | 17.5 | - | MHz |
|  |  | Full | 11.1 | - | - | MHz |
| Rise Time ( Note 8) |  | 25 | - | 8 | - | ns |
| Fall Time (Note 8) |  | 25 | - | 8 | - | ns |
| Propagation Delay (Notes 8, 14) |  | 25 | - | 9 | - | ns |
| -3dB Bandwidth | $V_{\text {OUT }}=100 \mathrm{mV}$ | 25 | - | 60 | - | MHz |
| Settling Time to 1\% | 10V Output Step | 25 | - | 55 | - | ns |
| Settling Time to 0.1\% | 10V Output Step | 25 | - | 90 | - | ns |
| INTERSIL VALUE ADDED SPECIFICATIONS |  |  |  |  |  |  |
| Input Noise Voltage (Note 14) | $\mathrm{f}=1 \mathrm{kHz}$ | 25 | - | 4.5 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| +Input Noise Current (Note 14) | $\mathrm{f}=1 \mathrm{kHz}$ | 25 | - | 2.5 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| -Input Noise Current (Note 14) | $\mathrm{f}=1 \mathrm{kHz}$ | 25 | - | 25 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Common Mode Range |  | Full | $\pm 10$ | $\pm 12$ | - | V |
| - IBIAS Adjust Range (Note 3) |  | Full | $\pm 25$ | $\pm 40$ | - | $\mu \mathrm{A}$ |
| Overshoot (Note 14) |  | 25 | - | 7 | - | \% |

Electrical Specifications $\quad V_{S U P P L Y}= \pm 15 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 \mathrm{pF}$, Unless Otherwise Specified (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA-5020-5, -9 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| Output Current, Short Circuit (Note 14) | $\mathrm{V}_{\text {IN }}= \pm 10 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | Full | $\pm 50$ | $\pm 65$ | - | mA |
| Output Current, Disabled (Note 14) | $\overline{\text { DISABLE }}=0 \mathrm{~V}$, <br> $\mathrm{V}_{\text {OUT }}= \pm 10 \mathrm{~V}$ | Full | - | - | 1 | $\mu \mathrm{A}$ |
| Output Disable Time (Notes 10, 14) |  | 25 | - | 10 | - | $\mu \mathrm{S}$ |
| Output Enable Time (Notes 11, 14) |  | 25 | - | 200 | - | ns |
| Supply Voltage Range |  | 25 | $\pm 5$ | - | $\pm 15$ | V |
| Output Capacitance, Disabled (Note 12) | $\overline{\text { DISABLE }}=0 \mathrm{~V}$ | 25 | - | 6 | - | pF |
| VIDEO CHARACTERISTICS |  |  |  |  |  |  |
| Differential Gain (Notes 13, 14) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.03 | - | \% |
| Differential Phase (Notes 13, 14) | $R_{L}=150 \Omega$ | 25 | - | 0.03 | - | Degrees |
| Gain Flatness | To 5MHz | 25 | - | 0.1 | - | dB |

Electrical Specifications $\quad V_{+}=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, R_{F}=1 \mathrm{k} \Omega, A_{V}=+1, R_{L}=400 \Omega, C_{L} \leq 10 p F$, Unless Otherwise Specified. Parameters are not tested. The limits are guaranteed based on lab characterizations, and reflect lot-to-lot variation.

| PARAMETER | TEST CONDITIONS | TEMP. $\left({ }^{\circ} \mathrm{C}\right)$ | HA-5020-5, -9 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| INPUT CHARACTERISTICS |  |  |  |  |  |  |
| Input Offset Voltage (Notes 3, 14) |  | 25 | - | 2 | 8 | mV |
|  |  | Full | - | - | 10 | mV |
| Average Input Offset Voltage Drift |  | Full | - | 10 | - | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| $\mathrm{V}_{1 \mathrm{O}}$ Common Mode Rejection Ratio (Notes 14, 15) |  | 25 | 50 | - | - | dB |
|  |  | Full | 35 | - | - | dB |
| $\mathrm{V}_{10}$ Power Supply Rejection Ratio (Note 14) | $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 6.5 \mathrm{~V}$ | 25 | 55 | - | - | dB |
|  |  | Full | 50 | - | - | dB |
| Non-Inverting Input (+IN) Current (Note 14) |  | 25 | - | 3 | 8 | $\mu \mathrm{A}$ |
|  |  | Full | - | - | 20 | $\mu \mathrm{A}$ |
| +IN Common Mode Rejection (Note 15) |  | 25 | - | - | 0.1 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| +IN Power Supply Rejection | $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{S} \leq \pm 6.5 \mathrm{~V}$ | 25 | - | - | 0.06 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
| Inverting Input (-IN) Current (Note 14) |  | 25 | - | 12 | 20 | $\mu \mathrm{A}$ |
|  |  | Full | - | 25 | 50 | $\mu \mathrm{A}$ |
| -IN Common Mode Rejection (Note 15) |  | 25 | - | - | 0.4 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| -IN Power Supply Rejection | $\pm 3.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{S}} \leq \pm 6.5 \mathrm{~V}$ | 25 | - | - | 0.2 | $\mu \mathrm{A} / \mathrm{V}$ |
|  |  | Full | - | - | 0.5 | $\mu \mathrm{A} / \mathrm{V}$ |
| TRANSFER CHARACTERISTICS |  |  |  |  |  |  |
| Transimpedance (Notes 9, 14) |  | 25 | 1000 | - | - | $\mathrm{V} / \mathrm{mA}$ |
|  |  | Full | 850 | - | - | V/mA |
| Open Loop DC Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=400 \Omega, \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V} \end{aligned}$ | 25 | 65 | - | - | dB |
|  |  | Full | 60 | - | - | dB |


| Electrical Specifications |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PARAMETER | TEST CONDITIONS | TEMP. <br> $\left({ }^{\circ} \mathrm{C}\right)$ | HA-5020-5, -9 |  |  | UNITS |
|  |  |  | MIN | TYP | MAX |  |
| Open Loop DC Voltage Gain | $\begin{aligned} & \mathrm{R}_{\mathrm{L}}=100 \Omega, \\ & \mathrm{~V}_{\mathrm{OUT}}= \pm 2.5 \mathrm{~V} \end{aligned}$ | 25 | 50 | - | - | dB |
|  |  | Full | 45 | - | - | dB |
| OUTPUT CHARACTERISTICS |  |  |  |  |  |  |
| Output Voltage Swing (Note 14) |  | 25 to 85 | $\pm 2.5$ | $\pm 3.0$ | - | V |
|  |  | -40 to 0 | $\pm 2.5$ | $\pm 3.0$ | - | V |
| Output Current (Guaranteed by Output Voltage Test) | $R_{L}=100 \Omega$ | 25 | $\pm 16.6$ | $\pm 20$ | - | mA |
|  |  | Full | $\pm 16.6$ | $\pm 20$ | - | mA |
| POWER SUPPLY CHARACTERISTICS |  |  |  |  |  |  |
| Quiescent Supply Current (Note 14) |  | Full | - | 7.5 | 10 | mA |
| Supply Current, Disabled (Note 14) | $\overline{\text { DISABLE }}=0 \mathrm{~V}$ | Full | - | 5 | 7.5 | mA |
| Disable Pin Input Current | $\overline{\text { DISABLE }}=0 \mathrm{~V}$ | Full | - | 1.0 | 1.5 | mA |
| Minimum Pin 8 Current to Disable (Note 16) |  | Full | 350 | - | - | $\mu \mathrm{A}$ |
| Maximum Pin 8 Current to Enable (Note 5) |  | Full | - | - | 20 | $\mu \mathrm{A}$ |
| AC CHARACTERISTICS ( $\mathrm{A}_{V}=+1$ ) |  |  |  |  |  |  |
| Slew Rate (Note 17) |  | 25 | 215 | 400 | - | V/us |
| Full Power Bandwidth (Note 18) |  | 25 | 22 | 28 | - | MHz |
| Rise Time (Note 8) |  | 25 | - | 6 | - | ns |
| Fall Time (Note 8) |  | 25 | - | 6 | - | ns |
| Propagation Delay (Note 8) |  | 25 | - | 6 | - | ns |
| Overshoot |  | 25 | - | 4.5 | - | \% |
| -3dB Bandwidth (Note 14) | $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ | 25 | - | 125 | - | MHz |
| Settling Time to 1\% | 2V Output Step | 25 | - | 50 | - | ns |
| Setting Time to 0.25\% | 2V Output Step | 25 | - | 75 | - | ns |
| AC CHARACTERISTICS ( $\mathrm{A}_{V}=+2, \mathrm{R}_{\mathrm{F}}=681 \Omega$ ) |  |  |  |  |  |  |
| Slew Rate (Note 17) |  | 25 | - | 475 | - | V/us |
| Full Power Bandwidth (Note 18) |  | 25 | - | 26 | - | MHz |
| Rise Time (Note 8) |  | 25 | - | 6 | - | ns |
| Fall Time (Note 8) |  | 25 | - | 6 | - | ns |
| Propagation Delay (Note 8) |  | 25 | - | 6 | - | ns |
| Overshoot |  | 25 | - | 12 | - | \% |
| -3dB Bandwidth (Note 14) | $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV}$ | 25 | - | 95 | - | MHz |
| Settling Time to 1\% | 2V Output Step | 25 | - | 50 | - | ns |
| Settling Time to 0.25\% | 2V Output Step | 25 | - | 100 | - | ns |
| AC CHARACTERISTICS ( $\mathrm{A}_{\mathrm{V}}=+10, \mathrm{R}_{\mathrm{F}}=383 \Omega$ ) |  |  |  |  |  |  |
| Slew Rate (Note 17) |  | 25 | 350 | 475 | - | V/us |
| Full Power Bandwidth (Note 18) |  | 25 | 28 | 38 | - | MHz |
| Rise Time (Note 8) |  | 25 | - | 8 | - | ns |
| Fall Time (Note 8) |  | 25 | - | 9 | - | ns |
| Propagation Delay (Note 8) |  | 25 | - | 9 | - | ns |
| Overshoot |  | 25 | - | 1.8 | - | \% |

## Electrical Specifications

$\mathrm{V}+=+5 \mathrm{~V}, \mathrm{~V}-=-5 \mathrm{~V}, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, A_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{C}_{\mathrm{L}} \leq 10 \mathrm{pF}$, Unless Otherwise Specified. Parameters are not tested. The limits are guaranteed based on lab characterizations, and reflect lot-to-lot variation. (Continued)

| PARAMETER | TEST CONDITIONS | TEMP. <br> ( ${ }^{\circ} \mathrm{C}$ ) | HA-5020-5, -9 |  |  | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | MIN | TYP | MAX |  |
| -3dB Bandwidth (Note 14) | $V_{\text {OUT }}=100 \mathrm{mV}$ | 25 | - | 65 | - | MHz |
| Settling Time to 1\% | 2V Output Step | 25 | - | 75 | - | ns |
| Settling Time to 0.25\% | 2V Output Step | 25 | - | 130 | - | ns |
| INTERSIL VALUE ADDED SPECIFICATIONS |  |  |  |  |  |  |
| Input Noise Voltage (Note 14) | $\mathrm{f}=1 \mathrm{kHz}$ | 25 | - | 4.5 | - | $\mathrm{nV} / \sqrt{\mathrm{Hz}}$ |
| +Input Noise Current (Note 14) | $\mathrm{f}=1 \mathrm{kHz}$ | 25 | - | 2.5 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| -Input Noise Current (Note 14) | $\mathrm{f}=1 \mathrm{kHz}$ | 25 | - | 25 | - | $\mathrm{pA} / \sqrt{\mathrm{Hz}}$ |
| Input Common Mode Range |  | Full | $\pm 2.5 \mathrm{~V}$ | - | - | V |
| Output Current, Short Circuit | $\mathrm{V}_{\text {IN }}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\text {OUT }}=0 \mathrm{~V}$ | Full | $\pm 40$ | $\pm 60$ | - | mA |
| Output Current, Disabled (Note 14) | $\begin{aligned} & \text { DISABLE }=0 \mathrm{~V}, \\ & \mathrm{~V}_{\text {OUT }}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \end{aligned}$ | Full | - | - | 2 | $\mu \mathrm{A}$ |
| Output Disable Time (Notes 14, 20) |  | 25 | - | 40 | - | $\mu \mathrm{s}$ |
| Output Enable Time (Notes 14, 21) |  | 25 | - | 40 | - | ns |
| Supply Voltage Range |  | 25 | $\pm 5$ | - | $\pm 15$ | V |
| Output Capacitance, Disabled (Note 19) | $\overline{\text { DISABLE }}=0 \mathrm{~V}$ | 25 | - | 6 | - | pF |
| VIDEO CHARACTERISTICS |  |  |  |  |  |  |
| Differential Gain (Notes 13, 14) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.03 | - | \% |
| Differential Phase (Notes 13, 14) | $\mathrm{R}_{\mathrm{L}}=150 \Omega$ | 25 | - | 0.03 | - | Degrees |
| Gain Flatness | To 5MHz | 25 | - | 0.1 | - | dB |

NOTES:
3. Suggested $\mathrm{V}_{\mathrm{OS}}$ Adjust Circuit: The inverting input current ( $-\mathrm{I}_{\mathrm{BIAS}}$ ) can be adjusted with an external $10 \mathrm{k} \Omega$ pot between pins 1 and 5 , wiper connected to $\mathrm{V}+$. Since $-\mathrm{I}_{\text {BIAS }}$ flows through the feedback resistor ( $\mathrm{R}_{\mathrm{F}}$ ), the result is an adjustment in offset voltage. The amount of offset voltage adjustment is determined by the value of $R_{F}\left(\Delta V_{O S}=\Delta-I_{B I A S}{ }^{*} R_{F}\right)$.
4. $R_{L}=100 \Omega, \mathrm{~V}_{I N}=10 \mathrm{~V}$. This is the minimum current which must be pulled out of the $\overline{\text { Disable pin in order to disable the output. The output is }}$ considered disabled when $-10 \mathrm{mV} \leq \mathrm{V}_{\text {OUT }} \leq+10 \mathrm{mV}$.
5. $\mathrm{V}_{I N}=0 \mathrm{~V}$. This is the maximum current that can be pulled out of the Disable pin with the HA-5020 remaining enabled. The HA-5020 is considered disabled when the supply current has decreased by at least 0.5 mA .
6. VOUT switches from -10 V to +10 V , or from +10 V to -10 V . Specification is from the $25 \%$ to $75 \%$ points.
7. FPBW $=\frac{\text { Slew Rate }}{2 \pi V_{\text {PEAK }}} ; V_{\text {PEAK }}=10 \mathrm{~V}$.
8. $R_{L}=100 \Omega, V_{\text {OUT }}=1 \mathrm{~V}$. Measured from $10 \%$ to $90 \%$ points for rise/fall times; from $50 \%$ points of input and output for propagation delay.
9. This parameter is not tested. The limits are guaranteed based on lab characterization, and reflect lot-to-lot variation.
10. $\mathrm{V}_{I N}=+10 \mathrm{~V}$, $\overline{\text { Disable }}=+15 \mathrm{~V}$ to 0 V . Measured from the $50 \%$ point of Disable to $\mathrm{V}_{\mathrm{OUT}}=0 \mathrm{~V}$.
11. $\mathrm{V}_{\mathrm{IN}}=+10 \mathrm{~V}$, Disable $=0 \mathrm{~V}$ to +15 V . Measured from the $50 \%$ point of Disable to $\mathrm{V}_{\mathrm{OUT}}=10 \mathrm{~V}$.
12. $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Force $\mathrm{V}_{\mathrm{OUT}}$ from 0 V to $\pm 10 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=50 \mathrm{~ns}$.
13. Measured with a VM700A video tester using a NTC-7 composite VITS.
14. See "Typical Performance Curves" for more information.
15. $\mathrm{V}_{\mathrm{CM}}= \pm 2.5 \mathrm{~V}$. At $-40^{\circ} \mathrm{C}$ product is tested at $\mathrm{V}_{\mathrm{CM}}= \pm 2.25 \mathrm{~V}$ because short test duration does not allow self heating.
16. $R_{L}=100 \Omega$. $\mathrm{V}_{I N}=2.5 \mathrm{~V}$. This is the minimum current which must be pulled out of the $\overline{\text { Disable pin in order to disable the output. The output is }}$ considered disabled when $-10 \mathrm{mV} \leq \mathrm{V}_{\text {OUT }} \leq+10 \mathrm{mV}$.
17. $V_{\text {OUT }}$ switches from -2 V to +2 V , or from +2 V to -2 V . Specification is from the $25 \%$ to $75 \%$ points.
18. $\mathrm{FPBW}=\frac{\text { Slew Rate }}{2 \pi \mathrm{~V}_{\text {PEAK }}} ; \mathrm{V}_{\text {PEAK }}=2 \mathrm{~V}$.
19. $\mathrm{V}_{\mathrm{IN}}=0 \mathrm{~V}$, Force $\mathrm{V}_{\mathrm{OUT}}$ from 0 V to $\pm 2.5 \mathrm{~V}, \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=50 \mathrm{~ns}$.
20. $\mathrm{V}_{\mathrm{IN}}=+2 \mathrm{~V}$, Disable $=+5 \mathrm{~V}$ to 0 V . Measured from the $50 \%$ point of $\overline{\text { Disable }}$ to $\mathrm{V}_{\text {OUT }}=0 \mathrm{~V}$.
21. $\mathrm{V}_{\mathrm{IN}}=+2 \mathrm{~V}, \overline{\text { Disable }}=0 \mathrm{~V}$ to +5 V . Measured from the $50 \%$ point of Disable to $\mathrm{V}_{\mathrm{OUT}}=2 \mathrm{~V}$.

## Test Circuits and Waveforms



FIGURE 1. TEST CIRCUIT FOR TRANSIMPEDANCE MEASUREMENTS


FIGURE 2. SMALL SIGNAL PULSE RESPONSE CIRCUIT


Vertical Scale: $\mathrm{V}_{\text {IN }}=100 \mathrm{mV} /$ Div., $\mathrm{V}_{\text {OUT }}=100 \mathrm{mV} /$ Div. Horizontal Scale: 20ns/Div.

FIGURE 4. SMALL SIGNAL RESPONSE


FIGURE 3. LARGE SIGNAL PULSE RESPONSE CIRCUIT


Vertical Scale: $\mathrm{V}_{\mathrm{IN}}=1 \mathrm{~V} /$ Div., $\mathrm{V}_{\mathrm{OUT}}=1 \mathrm{~V} /$ Div. Horizontal Scale: 50ns/Div.

FIGURE 5. LARGE SIGNAL RESPONSE


## Application Information

## Optimum Feedback Resistor

The plots of inverting and non-inverting frequency response illustrate the performance of the HA-5020 in various closed loop gain configurations. Although the bandwidth dependency on closed loop gain isn't as severe as that of a voltage feedback amplifier, there can be an appreciable decrease in bandwidth at higher gains. This decrease may be minimized by taking advantage of the current feedback amplifier's unique relationship between bandwidth and $\mathrm{R}_{\mathrm{F}}$. All current feedback amplifiers require a feedback resistor, even for unity gain applications, and $R_{F}$, in conjunction with the internal compensation capacitor, sets the dominant pole of the frequency response. Thus, the amplifier's bandwidth is inversely proportional to $R_{F}$. The HA-5020 design is optimized for a $1000 \Omega R_{F}$ at a gain of +1 . Decreasing $R_{F}$ in a unity gain application decreases stability, resulting in excessive peaking and overshoot. At higher gains the amplifier is more stable, so $R_{F}$ can be decreased in a trade-off of stability for bandwidth.
The table below lists recommended $R_{F}$ values for various gains, and the expected bandwidth.

| GAIN <br> $\left(\mathbf{A}_{\mathbf{C L}}\right)$ | $\mathbf{R}_{\mathbf{F}}(\Omega)$ | BANDWIDTH <br> $(\mathbf{M H z})$ |
| :---: | :---: | :---: |
| -1 | 750 | 100 |
| +1 | 1000 | 125 |
| +2 | 681 | 95 |
| +5 | 1000 | 52 |
| +10 | 383 | 65 |
| -10 | 750 | 22 |

## PC Board Layout

The frequency response of this amplifier depends greatly on the amount of care taken in designing the PC board. The use of low inductance components such as chip resistors and chip capacitors is strongly recommended. If leaded components are used the leads must be kept short especially for the power supply decoupling components and those components connected to the inverting input.

Attention must be given to decoupling the power supplies. A large value $(10 \mu \mathrm{~F})$ tantalum or electrolytic capacitor in parallel with a small value ( $0.1 \mu \mathrm{~F}$ ) chip capacitor works well in most cases.

A ground plane is strongly recommended to control noise. Care must also be taken to minimize the capacitance to ground seen by the amplifier's inverting input (-IN). The larger this capacitance, the worse the gain peaking, resulting in pulse overshoot and possible instability. It is recommended that the ground plane be removed under traces connected to -IN , and that connections to -IN be kept as short as possible to minimize the capacitance from this node to ground.

## Driving Capacitive Loads

Capacitive loads will degrade the amplifier's phase margin resulting in frequency response peaking and possible oscillations. In most cases the oscillation can be avoided by placing an isolation resistor $(R)$ in series with the output as shown in Figure 6.


FIGURE 6. PLACEMENT OF THE OUTPUT ISOLATION RESISTOR, R

The selection criteria for the isolation resistor is highly dependent on the load, but $27 \Omega$ has been determined to be a good starting value.

## Enable/Disable Function

When enabled the amplifier functions as a normal current feedback amplifier with all of the data in the electrical specifications table being valid and applicable. When disabled the amplifier output assumes a true high impedance state and the supply current is reduced significantly.

The circuit shown in Figure 7 is a simplified schematic of the enable/disable function. The large value resistors in series with the DISABLE pin makes it appear as a current source to the driver. When the driver pulls this pin low current flows out of the pin and into the driver. This current, which may be as large as $350 \mu \mathrm{~A}$ when external circuit and process variables are at their extremes, is required to insure that point " $A$ " achieves the proper potential to disable the output. The driver must have the compliance and capability of sinking all of this current.


FIGURE 7. SIMPLIFIED SCHEMATIC OF ENABLE/DISABLE
FUNCTION FUNCTION

When $\mathrm{V}_{\mathrm{CC}}$ is +5 V the DISABLE pin may be driven with a dedicated TTL gate. The maximum low level output voltage of the TTL gate, 0.4 V , has enough compliance to insure that the amplifier will always be disabled even though $D_{1}$ will not turn on, and the TTL gate will sink enough current to keep point " $A$ " at its proper voltage. When $V_{C C}$ is greater than +5 V the DISABLE pin should be driven with an open collector device that has a breakdown rating greater than $\mathrm{V}_{\mathrm{CC}}$.

Referring to Figure 7, it can be seen that $R_{6}$ will act as a pull-up resistor to $+\mathrm{V}_{\mathrm{CC}}$ if the DISABLE pin is left open. In those cases where the enable/disable function is not required on all circuits some circuits can be permanently enabled by letting the DISABLE pin float. If a driver is used to set the enable/disable level, be sure that the driver does not sink more than $20 \mu \mathrm{~A}$ when the DISABLE pin is at a high level. TTL gates, especially CMOS versions, do not violate this criteria so it is permissible to control the enable/disable function with TTL.

## Typical Applications

## Two Channel Video Multiplexer

Referring to the amplifier $\mathrm{U}_{1 \mathrm{~A}}$ in Figure 8, $\mathrm{R}_{1}$ terminates the cable in its characteristic impedance of $75 \Omega$, and $R_{4}$ back terminates the cable in its characteristic impedance. The amplifier is set up in a gain configuration of +2 to yield an overall network gain of +1 when driving a double terminated cable. The value of $R_{3}$ can be changed if a different network gain is desired. $R_{5}$ holds the disable pin at ground thus inhibiting the amplifier until the switch, $S_{1}$, is thrown to position 1. At position 1 the switch pulls the disable pin up to the plus supply rail thereby enabling the amplifier. Since all of the actual signal switching takes place within the amplifier, it's differential gain and phase parameters, which are $0.03 \%$ and 0.03 degrees respectively, determine the circuit's performance. The other circuit, $U_{1 B}$, operates in a similar manner.

When the plus supply rail is 5 V the disable pin can be driven by a dedicated TTL gate as discussed earlier. If a multiplexer IC or its equivalent is used to select channels its logic must be break before make. When these conditions are satisfied the HA-5020 is often used as a remote video multiplexer, and the multiplexer may be extended by adding more amplifier ICs.

## Low Impedance Multiplexer

Two common problems surface when you try to multiplex multiple high speed signals into a low impedance source
such as an A/D converter. The first problem is the low source impedance which tends to make amplifiers oscillate and causes gain errors. The second problem is the multiplexer which supplies no gain, introduces all kinds of distortion and limits the frequency response. Using op amps which have an enable/disable function, such as the HA-5020, eliminates the multiplexer problems because the external mux chip is not needed, and the HA-5020 can drive low impedance (large capacitance) loads if a series isolation resistor is used.
Referring to Figure 9, both inputs are terminated in their characteristic impedance; $75 \Omega$ is typical for video applications. Since the drivers usually are terminated in their characteristic impedance the input gain is 0.5 , thus the amplifiers, $\mathrm{U}_{2}$, are configured in a gain of +2 to set the circuit gain equal to one. Resistors $R_{2}$ and $R_{3}$ determine the amplifier gain, and if a different gain is desired $R_{2}$ should be changed according to the equation $G=\left(1+R_{3} / R_{2}\right)$. $R_{3}$ sets the frequency response of the amplifier so you should refer to the manufacturers data sheet before changing its value. $R_{5}, C_{1}$ and $D_{1}$ are an asymmetrical charge/discharge time circuit which configures $U_{1}$ as a break before make switch to prevent both amplifiers from being active simultaneously. If this design is extended to more channels the drive logic must be designed to be break before make. $\mathrm{R}_{4}$ is enclosed in the feedback loop of the amplifier so that the large open loop amplifier gain of $U_{2}$ will present the load with a small closed loop output impedance while keeping the amplifier stable for all values of load capacitance.

The circuit shown in Figure 9 was tested for the full range of capacitor values with no oscillations being observed; thus, problem one has been solved. The frequency and gain characteristics of the circuit are now those of the amplifier and independent of any multiplexing action; thus, problem two has been solved. The multiplexer transition time is approximately $15 \mu$ s with the component values shown.


FIGURE 8. TWO CHANNEL HIGH IMPEDANCE MULTIPLEXER


FIGURE 9. LOW IMPEDANCE MULTIPLEXER
Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 15 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified


FIGURE 10. INPUT NOISE vs FREQUENCY (AVERAGE OF 18 UNITS FROM 3 LOTS)


FIGURE 12. +INPUT BIAS CURRENT vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 11. INPUT OFFSET VOLTAGE vs TEMPERATURE (ABSOLUTE VALUE AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 13. -INPUT BIAS CURRENT vs TEMPERATURE (ABSOLUTE VALUE AVERAGE OF 30 UNITS FROM 3 LOTS)

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Con-


FIGURE 14. TRANSIMPEDANCE vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 16. DISABLE SUPPLY CURRENT vs SUPPLY VOLTAGE (AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 18. DISABLE MODE FEEDTHROUGH vs FREQUENCY


FIGURE 15. SUPPLY CURRENT vs SUPPLY VOLTAGE (AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 17. SUPPLY CURRENT vs DISABLE INPUT VOLTAGE


FIGURE 19. DISABLED OUTPUT LEAKAGE vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Con-


FIGURE 20. ENABLE/DISABLE TIME vs OUTPUT VOLTAGE (AVERAGE OF 9 UNITS FROM 3 LOTS)


FIGURE 22. INVERTING FREQUENCY RESPONSE


FIGURE 24. BANDWIDTH AND GAIN PEAKING vs LOAD RESISTANCE


FIGURE 21. NON-INVERTING GAIN vs FREQUENCY


FIGURE 23. PHASE vs FREQUENCY


FIGURE 25. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Con-


FIGURE 26. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE


FIGURE 28. REJECTION RATIOS vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 30. OUTPUT SWING OVERHEAD vs TEMPERATURE (AVERAGE OF 30 UNITS FROM 3 LOTS)


FIGURE 27. BANDWIDTH vs FEEDBACK RESISTANCE


FIGURE 29. REJECTION RATIOS vs FREQUENCY


FIGURE 31. OUTPUT VOLTAGE SWING vs LOAD RESISTANCE

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Con-


FIGURE 32. SHORT CIRCUIT CURRENT LIMIT vs TEMPERATURE


FIGURE 34. PROPAGATION DELAY vs SUPPLY VOLTAGE (AVERAGE OF 18 UNITS FROM 3 LOTS)


FIGURE 36. DISTORTION vs FREQUENCY


FIGURE 33. PROPAGATION DELAY vs TEMPERATURE (AVERAGE OF 18 UNITS FROM 3 LOTS)


FIGURE 35. SMALL SIGNAL OVERSHOOT vs LOAD RESISTANCE


FIGURE 37. DIFFERENTIAL GAIN vs SUPPLY VOLTAGE (AVERAGE OF 18 UNITS FROM 3 LOTS)

Typical Performance Curves $V_{\text {SUPPLY }}= \pm 15 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Con-


FIGURE 38. DIFFERENTIAL PHASE vs SUPPLY VOLTAGE (AVERAGE OF 18 UNITS FROM 3 LOTS)


FIGURE 39. SLEW RATE vs TEMPERATURE
(AVERAGE OF 30 UNITS FROM 3 LOTS)

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{V}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified


FIGURE 40. NON-INVERTING FREQUENCY RESPONSE


FIGURE 42. PHASE RESPONSE AS A FUNCTION OF FREQUENCY


FIGURE 41. INVERTING FREQUENCY RESPONSE


FIGURE 43. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE

Typical Performance Curves $\mathrm{V}_{\text {SUPPLY }}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 44. BANDWIDTH AND GAIN PEAKING vs FEEDBACK RESISTANCE


FIGURE 46. BANDWIDTH vs FEEDBACK RESISTANCE


FIGURE 48. PROPAGATION DELAY vs TEMPERATURE


FIGURE 45. BANDWIDTH AND GAIN PEAKING vs LOAD RESISTANCE


FIGURE 47. REJECTION RATIOS vs FREQUENCY


FIGURE 49. SLEW RATE vs TEMPERATURE

Typical Performance Curves $V_{S U P P L Y}= \pm 5 \mathrm{~V}, \mathrm{~A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=400 \Omega, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 50. NON-INVERTING GAIN FLATNESS vs FREQUENCY


FIGURE 52. INPUT NOISE CHARACTERISTICS


FIGURE 54. OUTPUT SWING vs TEMPERATURE


FIGURE 51. INVERTING GAIN FLATNESS vs FREQUENCY


FIGURE 53. REJECTION RATIO vs TEMPERATURE


FIGURE 55. ENABLE/DISABLE TIME vs OUTPUT VOLTAGE

Typical Performance Curves $V_{S U P P L Y}= \pm 5 \mathrm{~V}, A_{V}=+1, R_{F}=1 \mathrm{k} \Omega, R_{L}=400 \Omega, T_{A}=25^{\circ} \mathrm{C}$, Unless Otherwise Specified (Continued)


FIGURE 56. DISABLE FEEDTHROUGH vs FREQUENCY


FIGURE 57. TRANSIMPEDANCE vs FREQUENCY


FIGURE 58. TRANSIMPEDENCE vs FREQUENCY

## Die Characteristics

DIE DIMENSIONS
$1640 \mu \mathrm{~m} \times 1520 \mu \mathrm{~m} \times 483 \mu \mathrm{~m}$

## METALLIZATION:

Type: Aluminum, 1\% Copper
Thickness: 16k $\AA$ ²k $\AA$

## SUBSTRATE POTENTIAL (Powered Up):

V-

## PASSIVATION:

Type: Nitride over Silox Silox Thickness: 12k $\AA 2 k \AA$
Nitride Thickness: $3.5 \mathrm{k} \AA \pm 1 \mathrm{k} \AA$

## TRANSISTOR COUNT:

## 62

PROCESS:
High Frequency Bipolar Dielectric Isolation

## Metallization Mask Layout



All Intersil semiconductor products are manufactured, assembled and tested under ISO9000 quality systems certification.
Intersil semiconductor products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

