



Features

- 25 to 108 MHz Operating Frequency Range
- Wide (9) Range of Spread Selections
- Accepts Clock and Crystal Inputs
- Low Power Dissipation
 3.3V = 85 mw. (50 MHz)
- Frequency Spread Disable Function
- Center Spread Modulation
- Low Cycle-to Cycle Jitter
- 8-pin SOIC package

Applications

- VGA Controllers
- LCD Panels and Monitors
- Printers and Multi-Function devices (MFP).

Benefits

Peak EMI reduction by 8 to 16dB

Document#: 38-07020 Rev. **

- Fast Time to Market
- Cost Reduction

General Description

The Cypress SM560 is a Spread Spectrum Clock Generator (SSCG) IC used for the purpose of reducing Electro Magnetic Interference (EMI) found in today's high-speed digital electronic systems.

The SM560 uses a Cypress proprietary Phase-Locked Loop (PLL) and Spread Spectrum Clock (SSC) technology to synthesize and frequency modulate the input frequency of the reference clock. By frequency modulating the clock, the measured EMI at the fundamental and harmonic frequencies of Clock (SSCLK1) is greatly reduced.

This reduction in radiated energy can significantly reduce the cost of complying with regulatory requirements and time to market without degrading the system performance.

The SM560 is a very simple and versatile device to use. The frequency and spread % range is selected by programming S0 and S1digital inputs. These inputs use three (3) logic states including High (H), Low (L) and Middle (M) logic levels to select one of the 9 available Frequency Modulation and Spread % ranges. Refer to Tables 2 and 3 for programming details.

The SM560 is optimized for SVGA (40 MHz) and XVGA (65MHz) Controller clocks and also suitable for the applications with the frequency range of 25 to 108 MHz.

A wide range of digitally selectable spread percentages is made possible by using Three-Level (High, Low and Middle) logic at the S0 and S1 digital control inputs.

The output spread (frequency modulation) is symmetrically centered on the input frequency.

Spread Spectrum Clock Control (SSCC) function enables or disables the frequency spread and is provided for easy comparison of system performance during EMI testing.

The SM560 is available in an 8-pin SOIC package with a 0 to 70°C operating temperature range.



Block Diagram




Figure 1. Block Diagram

Ordering Information

Part No.	Package	Operating Temperature Range
SM560BZ	8 Pin SOIC	0 to 70°C



Pin Configuration




Figure 2. Pin Configuration

Pin Description

Pin #	Symbol	Туре	Description
1	Xin/CLK	I	Clock or Crystal connection input. Refer to the Table-2 and 3 for input frequency range selection.
2	VDD	Р	Positive power supply.
3	GND	Р	Power supply ground.
4	SSCLK	0	Modulated clock output.
5	SSCC	I	Spread Spectrum Clock Control (Enable/Disable) function. SSCG function is enabled when input is high and disabled when input is low. This pin is pulled high internally.
6	S1	I	Tri-Level Logic input control pin used to select Frequency and Bandwidth. Frequency/Bandwidth selection and Tri-Level Logic programming details can be found on page 4.
7	S0	I	Tri-Level Logic input control pin used to select Frequency and Bandwidth. Frequency/Bandwidth selection and Tri-Level Logic programming details can be found on page 4.
8	Xout	0	Oscillator output pin connected to crystal. Leave this pin unconnected If an external clock drives Xin/CLK.

Table 1. Pin Description



Frequency and Spread % Selection (Center Spread)

25 - 54 MHz (Low Range)

Input Frequency (MHz)	S1=M S0=M (%)	S1=M S0=0 (%)	S1=1 S0=0 (%)	S1=0 S0=0 (%)	S1=0 S0=M (%)		Select the Frequency and Center Spread %
25 – 35	3.8	3.2	2.8	2.3	1.9		desired and then set S1, S0 as
35 – 40	3.5	3.0	2.5	2.1	1.7	•	indicated.
40 – 45	3.2	2.8	2.4	1.9	1.6		
45 – 50	3.0	2.6	2.2	1.8	1.5		
50 – 54	2.8	2.4	2.0	1.7	1.4		


50 – 108 MHz (High Range)

Input Frequency (MHz)	S1=1 S0=M (%)	S1=0 S0=1 (%)	S1=1 S0=1 (%)	S1=M S0=1 (%)		Select the Frequency and Center Spread %
50 - 60	2.5	1.9	1.2	1.0]	desired and then
60 – 70	2.4	1.8	1.1	0.9]◀───	set S1, S0 as
70 – 80	2.3	1.6	1.1	0.9]	indicated.
80 – 100	2.0	1.4	1.0	0.8] L	
100 – 108	1.8	1.3	0.8	0.6		

Table 2. Frequency and Spread % Selection

Tri-Level Logic

With binary logic, 4 states can be programmed with 2 control lines where as Tri-Level Logic can program 9 logic states using 2 control lines. Tri-Level Logic in the SM560 is implemented by defining a third logic state in addition to the standard logic "1" and "0". Pin 6 and 7 of the SM560 recognize a logic state by the voltage applied to the respective pin. These states are defined as "0" (Low), "M" (Middle) and "1" (One). Each of these states have a defined voltage range that is interpreted by the SM560 as a "0", "M" or "1" logic state. Refer to table 5 for voltage ranges for each logic state. By using two equal value resistors (typically 20K) the "M" state can be easily programmed. Pins 6 or 7 can be tied directly to ground or VDD for Logic "0" or "1" respectively.



Cypress Semiconductor Corporation 525 Los Coches St. Milpitas, CA 95035. Tel: 408-263-6300, Fax: 408-263-6571 http://www.cypress.com





Absolute Maximum Ratings

Supply Voltage(AVDD or DVDD): +6V AVDD - DVDD: +/-300mV

AGND - DGND: +/-300mV

Junction Temperature (10-sec. soldering): +300°C

Operating Temperature: 0 to 70°C Storage Temperature: -65 to +150°C

Note: Operation at any Absolute Maximum Rating is not implied.

DC Electrical Characteristics

Test Conditions: VDD=3.3V, Temp. =25°C and CL (Pin 4) =15pF, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
VDD	Power Supply Range	2.97	3.3	3.63	V	+/- 10 %
VINH	Input High Voltage	0.85VDD	VDD	VDD	V	S0 and S1 only.
VINM	Input Middle Voltage	0.40VDD	0.50VDD	0.60VDD	>	S0 and S1 only.
VINL	Input Low Voltage	0.0	0.0	0.15VDD	V	S0 and S1 only.
VOH1	Output High Voltage	2.4	-	-	V	IOH = 6 ma
VOH2	Output High Voltage	2.0	-	ı	٧	IOH = 20 ma
VOL1	Output Low Voltage	-	-	0.4	>	IOH = 6 ma
VOL2	Output Low Voltage	-	-	1.2	>	IOH = 20 ma
Cin1	Input Capacitance	3	4	5	рF	Xin/CLK (Pin 1)
Cin2	Input Capacitance	6	8	10	рF	Xout (Pin 8)
Cin2	Input Capacitance	3	4	5	рF	S0, S1, SSCC (Pins 7,6,5)
IDD1	Power Supply Current	-	30	40	ma	FIN = 40 MHz
IDD2	Power Supply Current	-	35	45	ma	FIN = 65 MHz

Table 5

Electrical Timing Characteristics

Test Conditions: VDD=3.3V, T=25°C and CL=15pF, unless otherwise noted.

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
ICLKFR	Input Clock Frequency Range	25		108	MHz	VDD = 3.30V
Trise	Clock Rise Time (Pin 4)	1.2	1.4	1.6	ns	SSCLK1 @ 0.4 - 2.4V
Tfall	Clock Fall Time (Pin 4)	1.2	1.4	1.6	ns	SSCLK1 @ 0.4 - 2.4V
DTYin	Input Clock Duty Cycle	20	50	80	%	XIN/CLK (Pin 1)
DTYout	Output Clock Duty Cycle	45	50	55	%	SSCLK1 (Pin 4)
JCC	Cycle-to-Cycle Jitter	-	125	175	ps	Fin = 25 – 108 MHz

Table 6





SSCG Theory of Operation

The SM560 is a Phase Lock Loop (PLL) type clock generator using a proprietary IMI design. By precisely controlling the bandwidth of the output clock, the SM560 becomes a Low EMI clock generator. The theory and detailed operation of the SM560 will be discussed in the following sections.

EMI

All digital clocks generate unwanted energy in their harmonics. Conventional digital clocks are square waves with a duty cycle that is very close to 50 %. Because of this 50/50-duty cycle, digital clocks generate most of their harmonic energy in the odd harmonics, i.e.; 3rd, 5th, 7th etc. It is possible to reduce the amount of energy contained in the fundamental and odd harmonics by increasing the bandwidth of the fundamental clock frequency. Conventional digital clocks have a very high Q factor, which means that all of the energy at that frequency is concentrated in a very narrow bandwidth, consequently, higher energy peaks. Regulatory agencies test electronic equipment by the amount of peak energy radiated from the equipment. By reducing the peak energy at the fundamental and harmonic frequencies, the equipment under test is able to satisfy agency requirements for Electro-Magnetic Interference (EMI). Conventional methods of reducing EMI have been to use shielding, filtering, multi-layer PCB's etc. The SM560 uses the approach of reducing the peak energy in the clock by increasing the clock bandwidth, and lowering the Q.

SSCG

SSCG uses a patented technology of modulating the clock over a very narrow bandwidth and controlled rate of change, both peak and cycle to cycle. The SM560 takes a narrow band digital reference clock in the range of 25 - 108 MHz and produces a clock that sweeps between a controlled start and stop frequency and precise rate of change. To understand what happens to a clock when SSCG is applied, consider a 65 MHz clock with a 50 % duty cycle. From a 65 MHz clock we know the following;

If this clock is applied to the Xin/CLK pin of the SM560, the output clock at pin 4 (SSCLK) will be sweeping back and forth between two frequencies. These two frequencies, F1 and F2, are used to calculate to total amount of spread or bandwidth applied to the reference clock at pin 1. As the clock is making the transition from f1 to f2, the amount of time and sweep waveform play a very important role in the amount of EMI reduction realized from an SSCG clock.

The modulation domain analyzer is used to visualize the sweep waveform and sweep period. Figure 3 shows the modulation profile of a 65 MHz SSCG clock. Notice that the actual sweep waveform is not a simple sine or sawtooth waveform. Figure 4 is a scan of the same SSCG clock using a spectrum analyzer. In this scan you can see a 6.48 dB reduction in the peak RF energy when using the SSCG clock.



Modulation Rate

Spectrum Spread Clock Generators utilize frequency modulation (FM) to distribute energy over a specific band of frequencies. The maximum frequency of the clock (Fmax) and minimum frequency of the clock (Fmin) determine this band of frequencies. The time required to transition from Fmin to Fmax and back to Fmin is the period of the Modulation Rate, Tmr. Modulation Rates of SSCG clocks are generally referred to in terms of frequency or Fmod

The input clock frequency, Fin, and the internal divider count, Cdiv, determine the Modulation Rate. In some SSCG clock generators, the selected range determines the internal divider count. In other SSCG clocks, the internal divider count is fixed over the operating range of the part. The SM560 and SM561 have a fixed divider count, as listed below;


Device	Cdiv	
SM560	1166	(All Ranges)
SM561	2332	(All Ranges)

Example:

Device = SM560 65 MHz Fin S1 = 1, S0 = MRange =

Then;

Modulation Rate = Fmod = 65 MHz/1166 = 55.8 kHz.



Modulation Profile

Spectrum Analyzer

Figure 3. SSCG Clock, SM560, Fin = 65 MHz



SM560 Application Schematic




Figure 4. Application Schematic

The schematic in figure 2 above demonstrates how the SM560 is configured in a typical application. This application is using a 40 MHz reference derived from a 3^{rd} overtone crystal connected to pins 1 and 8. Since Y1 is a 3^{rd} overtone crystal a notch filter is created with L1 and C3 to dampen the gain of the oscillator at the fundamental frequency of this crystal which is 13.33 MHz.


Figure 2 also demonstrates how to properly use the tri-level logic employed in the SM560. Notice that resistors R2 and R4 create a voltage divider that places VDD/2 on pin 7 to satisfy the voltage requirement for an "M" state. With this configuration, the SM560 will produce an SSCG clock that is at a center frequency of 40 MHz. Referring to table 2, range "0, M" at 40 MHz will generate a modulation profile that has a 1.7 % peak to peak spread.

Note 1: The value of L1 is calculated such that L1 and C3 are tuned to a frequency that is 130% higher than the fundamental frequency of the crystal.

ZC1 = $1/2\pi fC$ ZC1 = 1/6.28 (17.33 MHz) (27 pF) ZC1 = $340~\Omega$ ZL1 = $2\pi FL$ L = $ZL1/2\pi f$



8 PIN SOIC Packing Drawing



8 Pin SOIC Outline Dimensions

		INCHES		MILLIMETERS			
SYMBOL	MIN	NOM	MAX	MIN	NOM	MAX	
Α	0.053	-	0.069	1.35	-	1.75	
A ₁	0.004	-	0.010	0.10	-	0.25	
A2	0.047	-	0.059	1.20	-	1.50	
В	0.013	-	0.020	0.33	-	0.51	
С	0.007	-	0.010	0.19	-	0.25	
D	0.189	-	0.197	4.80	-	5.00	
Е	0.150	-	0.157	3.80	-	4.00	
е		0.050 BS0		1.27 BSC			
Н	0.228	-	0.244	5.80	-	6.20	
L	0.016	-	0.050	0.40	-	1.27	
а	00	-	80	00	-	8º	

Notes:

NOTICE

Cypress Semiconductor Corporation reserves the right to make changes to its products in order to improve design, performance or reliability. Cypress Semiconductor Corporation assumes no responsibility for the use of its products in life supporting and medical applications where the failure or malfunction of the product could cause failure of the life supporting and medical systems. Products are not authorized for use in such applications unless a written approval is requested by the manufacturer and an approval is given in writing by Cypress Semiconductor Corporation for the use of its products in the life supporting and medical applications.





SM560

Spread Spectrum Clock Generator

	Document Title: SM560 Spread Spectrum Clock Generator						
Docume	Document Number: 38-07020						
Rev.	ECN No.	Issue Date	Orig. of Description of Change Change				
**	106948	06/07/01	IKA	Convert from IMI to Cypress			