

2M-BIT [256Kx8/128x16] CMOS EPROM


FEATURES

- 128K x 16 organization(MX27C2048, JEDEC pin out)
- 256K x 8 or 128K x 16 organization(MX27C2100, ROM pin out compatible)
- +12.5V programming voltage
- Fast access time: 55/70/90/120/150 ns
- Totally static operation
- Completely TTL compatible


GENERAL DESCRIPTION

The MX27C2100/2048 is a 5V only, 2M-bit, ultraviolet Erasable Programmable Read Only Memory. It is organized as 128K words by 16 bits per word(MX27C2048), 256K x 8 or 128K x 16(MX27C2100), operates from a single + 5 volt supply, has a static standby mode, and features fast single address location programming. All programming signals are TTL levels, requiring a single pulse. For programming outside from the system, existing

PIN CONFIGURATIONS CDIP/PDIP(MX27C2048)



10 x 40mm 40-TSOP(I)(MX27C2048)



Operating current: 40mAStandby current: 100uA


Package type:

- 40 pin ceramic DIP
- 40 pin plastic DIP
- 44 pin PLCC(MX27C2048)
- 40 pin TSOP(I)(MX27C2048)


EPROM programmers may be used. The MX27C2100/2048 supports a intelligent fast programming algorithm which can result in programming times of less than one minute.

This EPROM is packaged in industry standard 40 pin dual-in-line packages, 44 lead PLCC, and 40 lead TSOP(I) packages.

PLCC(MX27C2048)




BLOCK DIAGRAM (MX27C2048)






PIN CONFIGURATIONS CDIP/PDIP(MX27C2100)



BLOCK DIAGRAM (MX27C2100)



PIN DESCRIPTION(MX27C2100)

SYMBOL	PIN NAME
A0~A16	Address Input
Q0~Q14	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
BYTE/VPP	Word/Byte Selection
	/Program Supply Voltage
Q15/A-1	Q15(Word mode)/LSB addr. (Byte mode)
VCC	Power Supply Pin (+5V)
GND	Ground Pin

PIN DESCRIPTION(MX27C2048)

SYMBOL	PIN NAME
A0~A16	Address Input
Q0~Q15	Data Input/Output
CE	Chip Enable Input
ŌĒ	Output Enable Input
PGM	Program Enable Input
VPP	Program Supply Voltage
VCC	Power Supply Pin (+5V)
GND	Ground Pin

TRUTH TABLE OF BYTE FUNCTION(MX27C2100)

BYTE MODE(BYTE = GND)

CE	ŌĒ	Q15/A-1	MODE	Q0-Q7	SUPPLY CURRENT	
Н	X	X	Non selected	High Z	Standby(ICC2)	
L	Н	X	Non selected	High Z	Operating(ICC1)	
L	L	A-1 input	Selected	DOUT	Operating(ICC1)	

WORD $MODE(\overline{BYTE} = VCC)$

CE	ŌĒ	Q15/A-1	MODE	Q0-Q14	SUPPLY CURRENT	
Н	Χ	High Z	Non selected	High Z	Standby(ICC2)	
L	Н	High Z	Non selected	High Z	Operating(ICC1)	
L	L	DOUT	Selected	DOUT	Operating(ICC1)	

NOTE: X = H or L



FUNCTIONAL DESCRIPTION

THE ERASURE OF THE MX27C2100/2048

The MX27C2100/2048 is erased by exposing the chip to an ultraviolet light source. A dosage of 15 W seconds/cm² is required to completely erase a MX27C2100/2048. This dosage can be obtained by exposure to an ultraviolet lamp - wavelength of 2537 Angstroms (Å) - with intensity of 12,000 uW/cm² for 15 to 20 minutes. The MX27C2100/2048 should be directly under and about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the MX27C2100/2048, and similar devices, will be cleared for all bits of their programmed states with light sources having wavelengths shorter than 4000 Å. Although erasure times will be much longer than that with UV sources at 2537Å nevertheless the exposure to fluorescent light and sunlight will eventually erase the MX27C2100/2048 and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package window should be covered by an opaque label or substance.

THE PROGRAMMING OF THE MX27C2100/2048

When the MX27C2100/2048 is delivered, or it is erased, the chip has all 2M bits in the "ONE", or HIGH state. "ZEROs" are loaded into the MX27C2100/2048 through the procedure of programming.

For programming, the data to be programmed is applied with 16 bits in parallel to the data pins.

VCC must be applied simultaneously or before VPP, and removed simultaneously or after VPP. When programming an MXIC EPROM, a 0.1uF capacitor is required across VPP and ground to suppress spurious voltage transients which may damage the device.

FAST PROGRAMMING

The device is set up in the fast programming mode when the programming voltage VPP = $\underline{12}.75V$ is applied, with VCC = 6.25 V and \overline{PGM} = VIL(or \overline{OE} = VIH) (Algorithm is shown in Figure 1). The programming is achieved by applying a single TTL low level 100us pulse to the \overline{PGM} input after addresses and data line are stable. If the data

is not verified, an additional pulse is applied for a maximum of 25 pulses. This process is repeated while sequencing through each address of the device. When the programming mode is completed, the data in all address is verified at VCC = VPP = $5V \pm 10\%$.

PROGRAM INHIBIT MODE

Programming of multiple MX27C2100/2048's in parallel with different data is also easily $accomplished\ by$ using the Program Inhibit Mode. Except for CE and \overline{OE} , all like inputs of the parallel MX27C2100/2048 may be common. A TTL low-level_program pulse applied to an MX27C2100/2048 CE input with VPP = 12.5 \pm 0.5 V will program the MX27C2100/2048. A high-level \overline{CE} input inhibits the other MX27C2100/2048s from being programmed.

PROGRAM VERIFY MODE

Verification should be performed on the programmed bits to determine that they were correctly programmed. The verification should be performed with OE and CE at VIL(for MX27C2048), OE at VIL, CE at VIH(for MX27C2100) and VPP at its programming voltage.

AUTO IDENTIFY MODE

To activate this mode, the programming equipment must force $12.0 \pm 0.5 \, \text{V}$ on address line A9 of the device. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from VIL to VIH. All other address lines must be held at VIL during auto identify mode.

Byte 0 (A0 = VIL) represents the manufacturer code, and byte 1 (A0 = VIH), the device identifier code. For the MX27C2100/2048, these two identifier bytes are given in the Mode Select Table. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (Q15) defined as the parity bit.



READ MODE

The MX27C2100/2048 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from $\overline{\text{CE}}$ to output (tCE). Data is available at the outputs tOE after the falling edge of $\overline{\text{OE}}$'s, assuming that $\overline{\text{CE}}$ has been LOW and addresses have been stable for at least tACC - t OE.

WORD-WIDE MODE

With BYTE/VPP at VCC \pm 0.2V outputs Q0-7 present data Q0-7 and outputs Q8-15 present data Q8-15, after \overline{CE} and \overline{OE} are appropriately enabled.

BYTE-WIDE MODE

With $\overline{\text{BYTE}}/\text{VPP}$ at GND \pm 0.2V, outputs Q8-15 are tristated. If Q15/A-1 = VIH, outputs Q0-7 present data bits Q8-15. If Q15/A-1 = VIL, outputs Q0-7 present data bits Q0-7.

STANDBY MODE

The MX27C2100/2048 has a CMOS standby mode which reduces the maximum VCC current to 100 uA. It is placed in CMOS standby when $\overline{\text{CE}}$ is at VCC \pm 0.3 V. The MX27C2100/2048 also has a TTL-standby mode which reduces the maximum VCC current to 1.5 mA. It is placed in TTL-standby when CE is at VIH. When in standby mode, the outputs are in a high-impedance state, independent of the OE input.

TWO-LINE OUTPUT CONTROL FUNCTION

To accommodate multiple memory connections, a twoline control function is provided to allow for:

- 1. Low memory power dissipation,
- 2. Assurance that output bus contention will not occur.

It is recommended that CE be decoded and used as the primary device-selecting function, while $\overline{\text{OE}}$ be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all deselected memory devices are in their low-power standby mode and that the output pins are only active when data is desired from a particular memory device.

SYSTEM CONSIDERATIONS

During the switch between active and standby conditions, transient current peaks are produced on the rising and falling edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. At a minimum, a 0.1 uF ceramic capacitor (high frequency, low inherent inductance) should be used on each device between Vcc and GND to minimize transient effects. In addition, to overcome the voltage drop caused by the inductive effects of the printed circuit board traces on EPROM arrays, a 4.7 uF bulk electrolytic capacitor should be used between VCC and GND for each eight devices. The location of the capacitor should be close to where the power supply is connected to the array.



MODE SELECT TABLE (MX27C2048)

_				PINS			
MODE	CE	ŌĒ	PGM	A0	A9	VPP	OUTPUTS
Read	VIL	VIL	VIH	X	Х	VCC	DOUT
Output Disable	VIL	VIH	VIH	Х	Х	VCC	High Z
Standby (TTL)	VIH	Х	Х	Х	Х	VCC	High Z
Standby (CMOS)	VCC±0.3V	Х	Х	Х	Х	VCC	High Z
Program	VIL	VIH	VIL	Χ	Х	VPP	DIN
Program Verify	VIL	VIL	VIH	Х	Х	VPP	DOUT
Program Inhibit	VIH	Х	Χ	Χ	Х	VPP	High Z
Manufacturer Code(3)	VIL	VIL	Х	VIL	VH	VCC	00C2H
Device Code(3)	VIL	VIL	Х	VIH	VH	VCC	0122H

NOTES: 1. VH = $12.0 \text{ V} \pm 0.5 \text{ V}$

2. X = Either VIH or VIL

3. A1 - A8 = A10 - A16 = VIL(For auto select)

4. See DC Programming Characteristics for VPP voltage during programming.

MODE SELECT TABLE (MX27C2100)

						BYTE/		
MODE	CE	OE	Α9	Α0	Q15/A-1	VPP(5)	Q8-14	Q0-7
Read (Word)	VIL	VIL	Χ	Х	Q15 Out	VCC	Q8-14 Out	Q0-7 Out
Read (Upper Byte)	VIL	VIL	Χ	Х	VIH	GND	High Z	Q8-15 Out
Read (Lower Byte)	VIL	VIL	Χ	Х	VIL	GND	High Z	Q0-7 Out
Output Disable	VIL	VIH	Χ	Х	High Z	Χ	High Z	High Z
Standby	VIH	Х	Χ	Х	High Z	Χ	High Z	High Z
Program	VIL	VIH	Χ	Х	Q15 In	VPP	Q8-14 In	Q0-7 In
Program Verify	VIH	VIL	Χ	X	Q15 Out	VPP	Q8-14 Out	Q0-7 Out
Program Inhibit	VIH	VIH	Χ	Х	High Z	VPP	High Z	High Z
Manufacturer Code(3)	VIL	VIL	VH	VIL	0B	VCC	00H	C2H
Device Code(3)	VIL	VIL	VH	VIH	0B	VCC	01H	8AH

NOTES: 1. VH = $12.0V \pm 0.5V$


2. X = Either VIH or VIL.

3. A1 - A8, A10 - A16 = VIL(For auto select)

 4. <u>See DC Programming Characteristics for VPP voltages.</u>
 5. <u>BYTE/VPP</u> is intended for operation under DC Voltage conditions only.




FIGURE 1. FAST PROGRAMMING FLOW CHART







SWITCHING TEST CIRCUITS



SWITCHING TEST WAVEFORMS







ABSOLUTE MAXIMUM RATINGS

RATING	VALUE
Ambient Operating Temperature	0°C to 70°C
Storage Temperature	-65°C to 125°C
Applied Input Voltage	-0.5V to 7.0V
Applied Output Voltage	-0.5V to VCC + 0.5V
VCC to Ground Potential	-0.5V to 7.0V
A9 & Vpp	-0.5V to 13.5V

NOTICE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

NOTICE

Specifications contained within the following tables are subject to change.

DC/AC Operating Conditions for Read Operation

		MX27C2048		MX27C2100/2048		
		-55	-70	-90	-12	-15
Operating Temperature	Commercial	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃	0℃ to 70℃
Vcc Power Supply		5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%	5V ± 10%

DC CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.4mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
ILO	Output Leakage Current	-10	10	uA	VOUT = 0 to 5.5V
ICC3	VCC Power-Down Current		100	uA	CE = VCC ± 0.3V
ICC2	VCC Standby Current		1.5	mA	CE = VIH
ICC1	VCC Active Current		40	mA	CE = VIL, f=5MHz, lout = 0mA
IPP	VPP Supply Current Read		10	uA	$\overline{\text{CE}} = \overline{\text{OE}} = \text{VIL}, \text{VPP} = 5.5\text{V}$

CAPACITANCE TA = 25°C, f = 1.0 MHz (Sampled only)

SYMBOL	PARAMETER	TYP.	MAX.	UNIT	CONDITIONS	
CIN	Input Capacitance	8	12	pF	VIN = 0V	
COUT	Output Capacitance	8	12	pF	VOUT = 0V	
CVPP	VPP Capacitance	18	25	pF	VPP = 0V	



AC CHARACTERISTICS

		2100/	2048-55	2100/2	048-70	2100/2	2048-90		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		55		70		90	ns	CE = OE = VIL
tCE	Chip Enable to Output Delay		55		70		90	ns	OE = VIL
tOE	Output Enable to Output Delay		30		30		40	ns	CE = VIL
tDF	OE High to Output Float,	0	15	0	15	0	25	ns	
	or CE High to Output Float								
tOH	Output Hold from Address,	0		0		0		ns	
	$\overline{\text{CE}}$ or $\overline{\text{OE}}$ which ever occurred first								

AC CHARACTERISTICS

		2100/2	2048-12	2100/2048-15			
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tACC	Address to Output Delay		120		150	ns	CE = OE = VIL
tCE	Chip Enable to Output Delay		120		150	ns	OE = VIL
tOE	Output Enable to Output Delay		50		65	ns	CE = VIL
tDF	OE High to Output Float,	0	35	0	50	ns	
	or CE High to Output Float						
tOH	Output Hold from Address,	0		0		ns	
	CE or OE which ever occurred first						

AC CHARACTERISTICS

		27C21	00-70	27C2	100-90	27C2	2100-12	27C2	<u>100-15</u>		
SYMBOL	PARAMETER	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	UNIT	CONDITIONS
tBHA	BYTE Access Time		70		90		120		150	ns	
tOHB	BYTE Output Hold Time	0		0		0		0		ns	
tBHZ	BYTE Output Delay Time		70		70		70		70	ns	
tBLZ	BYTE Output Set Time	10		10		10		10		ns	



DC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
VOH	Output High Voltage	2.4		V	IOH = -0.40mA
VOL	Output Low Voltage		0.4	V	IOL = 2.1mA
VIH	Input High Voltage	2.0	VCC + 0.5	V	
VIL	Input Low Voltage	-0.3	0.8	V	
ILI	Input Leakage Current	-10	10	uA	VIN = 0 to 5.5V
VH	A9 Auto Select Voltage	11.5	12.5	V	
ICC3	VCC Supply Current (Program & Verify)		50	mA	
IPP2	VPP Supply Current(Program)		30	mA	CE = VIL, OE = VIH
VCC1	Fast Programming Supply Voltage	6.00	6.50	V	
VPP1	Fast Programming Voltage	12.5	13.0	V	

AC PROGRAMMING CHARACTERISTICS TA = 25°C ± 5°C


SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
tAS	Address Setup Time	2.0		us	
tOES	OE Setup Time	2.0		us	
tDS	Data Setup Time	2.0		us	
tAH	Address Hold Time	0		us	
tDH	Data Hold Time	2.0		us	
tDFP	Out put Enable to Output Float Delay	0	130	ns	
tVPS	VPP Setup Time	2.0		us	
tPW	PGM Program Pulse Width	95	105	us	
tVCS	VCC Setup Time	2.0		us	
tCES	CE Setup Time	2.0		us	
tOE	Data valid from OE		150	ns	



WAVEFORMS(MX27C2048) READ CYCLE (WORD MODE)




FAST PROGRAMMING ALGORITHM WAVEFORM






WAVEFORMS(MX27C2100) READ CYCLE (BYTE MODE)



FAST PROGRAMMING ALGORITHM WAVEFORM





ORDERING INFORMATION CERAMIC PACKAGE

PART NO.	ACCESS TIME	OPERATING CURRENT	STANDBY CURRENT	PACKAGE
	(ns)	MAX.(mA)	MAX.(uA)	
MX27C2100DC-70	70	40	100	40 Pin DIP(ROM pin out)
MX27C2100DC-90	90	40	100	40 Pin DIP(ROM pin out)
MX27C2100DC-12	120	40	100	40 Pin DIP(ROM pin out)
MX27C2100DC-15	150	40	100	40 Pin DIP(ROM pin out)
MX27C2048DC-55	55	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048DC-70	70	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048DC-90	90	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048DC-12	120	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048DC-15	150	40	100	40 Pin DIP(JEDEC pin out)

PLASTIC PACKAGE


PART NO.	ACCESS TIME	OPERATING CURRENT	STANDBY CURRENT	PACKAGE
	(ns)	MAX.(mA)	MAX.(uA)	
MX27C2100PC-70	70	40	100	40 Pin DIP(ROM pin out)
MX27C2100PC-90	90	40	100	40 Pin DIP(ROM pin out)
MX27C2100PC-12	120	40	100	40 Pin DIP(ROM pin out)
MX27C2100PC-15	150	40	100	40 Pin DIP(ROM pin out)
MX27C2048PC-55	55	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048PC-70	70	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048PC-90	90	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048PC-12	120	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048PC-15	150	40	100	40 Pin DIP(JEDEC pin out)
MX27C2048QC-55	55	40	100	44 Pin PLCC
MX27C2048QC-70	70	40	100	44 Pin PLCC
MX27C2048QC-90	90	40	100	44 Pin PLCC
MX27C2048QC-12	120	40	100	44 Pin PLCC
MX27C2048QC-15	150	40	100	44 Pin PLCC
MX27C2048TC-55	55	40	100	40 Pin TSOP(I)
MX27C2048TC-70	70	40	100	40 Pin TSOP(I)
MX27C2048TC-90	90	40	100	40 Pin TSOP(I)
MX27C2048TC-12	120	40	100	40 Pin TSOP(I)
MX27C2048TC-15	150	40	100	40 Pin TSOP(I)

PACKAGE INFORMATION

40-PIN CERDIP(MSI) WITH WINDOW(600 mil)

ITEM MILLIMETERS INCHES A 53.34 max. 2.100 max. B 1.85 ± .30 .073 ± .012 C 2.54 [TP] .100 [TP] D .46 ± .05 .018 ± .002 E 48.22 1.900 F 1.40 ± .05 .055 ± .005 G 3.43 ± .38 .135 ± .015 H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420 O 8.128 .320			
B 1.85 ± .30 .073 ± .012 C 2.54 [TP] .100 [TP] D .46 ± .05 .018 ± .002 E 48.22 1.900 F 1.40 ± .05 .055 ± .005 G 3.43 ± .38 .135 ± .015 H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	ITEM	MILLIMETERS	INCHES
C 2.54 [TP] .100 [TP] D .46 ±.05 .018 ±.002 E 48.22 1.900 F 1.40 ±.05 .055 ±.005 G 3.43 ±.38 .135 ±.015 H .94 ±.41 .037 ±.016 I 5.00 .197 J 15.494 ±.127 .610 ±.005 K 14.6558 ±.0254 .577 ±.001 L .25 ±.13 .010 ±.005 M 0~15° 0~15° N 10.668 .420	Α	53.34 max.	2.100 max.
D .46 ±.05 .018 ± .002 E 48.22 1.900 F 1.40 ± .05 .055 ±.005 G 3.43 ± .38 .135 ± .016 H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	В	1.85 ± .30	.073 ± .012
E 48.22 1.900 F 1.40 ± .05 .055 ± .005 G 3.43 ± .38 .135 ± .015 H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	С	2.54 [TP]	.100 [TP]
F 1.40 ± .05 .055 ±.005 G 3.43 ± .38 .135 ± .015 H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	D	.46 ±.05	.018 ± .002
G 3.43 ± .38 .135 ± .015 H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	E	48.22	1.900
H .94 ± .41 .037 ± .016 I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	F	1.40 ± .05	.055 ±.005
I 5.00 .197 J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	G	3.43 ± .38	.135 ± .015
J 15.494 ± .127 .610 ± .005 K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	Н	.94 ± .41	.037 ± .016
K 14.6558 ± .0254 .577 ± .001 L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	I	5.00	.197
L .25 ± .13 .010 ± .005 M 0~15° 0~15° N 10.668 .420	J	15.494 ± .127	.610 ± .005
M 0~15° 0~15° N 10.668 .420	K	14.6558 ± .0254	.577 ± .001
N 10.668 .420	L	.25 ± .13	.010 ± .005
	М	0~15°	0~15°
O 8.128 .320	N	10.668	.420
	0	8.128	.320


NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.



40-PIN PLASTIC DIP(600 mil)

ITEM	MILLIMETERS	INCHES
Α	52.54 max.	2.070 max.
В	2.03 [REF]	.080 [REF]
С	2.54 [TP]	.100 [TP]
D	.46 [Typ.]	.018 [Typ.]
Е	48.22	1.900
F	1.52 [Typ.]	.060 [Typ.]
G	3.30 ± .25	.130 ± .010
Н	.51 [REF]	.020 [REF]
I	3.91 ± .25	.154 ±.010
J	4.42 ±.25	.174 ± .010
K	15.22 ± .25	.600 ± .010
L	13.76 ± .25	.542 ± .010
М	.25 [Typ.]	.010 [Typ.]


NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.



PACKAGE INFORMATION

44-PIN PLASTIC LEADED CHIP CARRIER(PLCC)


ITEM	MILLIMETERS	INCHES
Α	17.53 ± .12	.690 ± .005
В	16.59 ± .12	.653 ± .005
С	16.59 ± .12	.653 ± .005
D	17.53 ± .12	$.690 \pm .005$
E	1.95	.077
F	4.70 max.	.185 max
G	2.55 ± .25	.100 ± .010
Н	.51 min.	.020 min.
I	1.27 [Typ.]	.050 [Typ.]
J	.71 ± .10	$.028 \pm .004$
K	.46 ± .10	.018 ± .004
L	15.50 ± .51	.610 ± .020
M	.63 R	.025 R
N	.25 [Typ.]	.010 [Typ.]



40-PIN PLASTIC TSOP

ITEM	MILLIMETERS	INCHES
А	14.0 ± .20	0.551 ± .008
В	12.4 ± .10	0.488 ± .004
С	10.1 max.	0.398 max.
D	0.125 [Typ.]	0.005 [Typ.]
E	.80 [Typ.]	.031 [Typ.]
F	.20 ± .10	.008 ± .004
G	.30 ± .10	.012 ± .004
н	.50 [Typ.]	.020[Typ.]
ı	.45 max.	0.18 max.
J	0 ~.20	0 ~ .008
K	1.00 ± .10	.039 ± .004
L	1.2 max.	0.047 max.
М	.50	.020
N	0 ~ 10°	0 ~ 10°

NOTE: Each lead centerline is located within .25 mm[.01 inch] of its true position [TP] at maximum material condition.





Revision History

Revision No.	Description	Date
3.0	SWITCHING TEST WAVEFORMS: For 90/120/150ns, the AC driving level are	10/23/1996
	revised from 2.4V/0.4V to 3.0V/0V.	
4.0	1)Eliminate Interactive Programming Mode.	6/13/1997
	2)40-CDIP package quartz len, change to square shape.	
4.1	IPP : 100uA> 10uA	8/8/1997



MACRONIX INTERNATIONAL CO., LTD.

HEADQUARTERS:

TEL:+886-3-578-8888 FAX:+886-3-578-8887

EUROPE OFFICE:

TEL:+32-2-456-8020 FAX:+32-2-456-8021

JAPAN OFFICE:

TEL:+81-44-246-9100 FAX:+81-44-246-9105

SINGAPORE OFFICE:

TEL:+65-747-2309 FAX:+65-748-4090

TAIPEI OFFICE:

TEL:+886-3-509-3300 FAX:+886-3-509-2200

MACRONIX AMERICA, INC.

TEL:+1-408-453-8088 FAX:+1-408-453-8488

CHICAGO OFFICE:

TEL:+1-847-963-1900 FAX:+1-847-963-1909

http://www.macronix.com