(Dot Matrix Liquid Crystal Graphic Display Common Driver)

Description

The HD61203 is a common signal driver for dot matrix liquid crystal graphic display systems. It generates the timing signals (switch signal to convert LCD waveform to AC, frame synchronous signal) and supplies them to the column driver to control display. It provides 64 driver output lines and the impedance is low enough to drive a large screen.

As the HD61203 is produced by a CMOS process, it is fit for use in portable battery-driven equipment utilizing the liquid crystal display's low power consumption. The user can easily construct a dot matrix liquid crystal graphic display system by combining the HD61203 and the column (segment) driver HD61202.

Features

- Dot matrix liquid crystal graphic display common driver with low impedance
- Low impedance: 1.5 kΩ max
- Internal liquid crystal display driver circuit: 64 circuits
- Internal dynamic display timing generator circuit
- Display duty cycle

When used with the column driver HD61202: 1/48, 1/64, 1/96, 1/128

When used with the column driver HD61200: Selectable out of 1/32 to 1/128

- Low power dissipation: During display: 5 mW
- Power supplies: V_{CC}: 5 V ± 10%
- Power supply voltage for liquid crystal display drive: 8 V to 17 V
- · CMOS process

Ordering Information

Type No.	Package
HD61203	100-pin plastic QFP(FP-100)
HD61203TFIA	100-pin thin plastic QFP(TFP-60)
HD61203D	Chip

HITACHI

612

💻 4496204 0046408 43T 📟


Absolute Maximum Ratings

Item	Symbol	Limit	Unit	Note
Power supply voltage (1)	V _{CC}	-0.3 to +7.0	V	2
Power supply voltage (2)	V _{EE}	V _{CC} -19.0 to V _{CC} + 0.3	V	5
Terminal voltage (1)	V _{T1}	- 0.3 to V _{CC} + 0.3	V	2, 3
Terminal voltage (2)	V _{T2}	V _{EE} - 0.3 to V _{CC} + 0.3	V	4. 5
Operating temperature	Topr	-20 to +75	°C	
Storage temperature	T _{stg}	-55 to +125	°C	

- Notes: 1.
- If LSIs are used beyond absolute maximum ratings, they may be permanently destroyed. We strongly recommend you to use the LSI within electrical characteristic limits for normal operation, because use beyond these conditions will cause malfunction and poor reliability.
 - 2. Based on GND = 0 V.
 - Applies to input terminals (except V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R) and I/O terminals at high impedance.
 - 4. Applies to V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R.
 - Apply the same value of voltages to V1L and V1R, V2L and V2R, V5L and V5R, V6L and V6R, VEE (23 pin) and VEE (58 pin) respectively.
 Maintain V_{CC} ≥ V1L = V1R ≥ V6L = V6R ≥ V5L = V5R ≥ V2L = V2R ≥ V_{EE}


HITACHI

Pin Arrangement



HITACHI

... 4496204 0046410 098 **....**



HITACHI

- 4496204 0046411 T24 -

Electrical Characteristics

DC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, GND = 0 V, $V_{CC} - V_{EE} = 8.0$ to 17.0 V, Ta = -20 to +75°C)


Specifications

Test Item	Symbol	Min	Тур	Max	Unit	Test Conditions	Note		
Input high voltage	VIH	0.7 × V _{CC}	_	Vcc	٧		1		
Input low voltage	V _{IL}	GND		0.3 × V _{CC}	v		1		
Output high voltage	V _{OH}	V _{CC} - 0.4	_	_	٧	l _{OH} = -0.4 mA	2		
Output low voltage	Vol	_		0.4	٧	l _{OL} = 0.4 mA	2		
Vi–Xj on resistance	Ron			1.5	kΩ	V _{CC} – V _{EE} = 17 V Load current ±150 μA	13		
Input leakage current	l _{IL1}	-1.0	_	1.0	μА	Vin = 0 to V _{CC}	3		
Input leakage current	l _{IL2}	-2.0		2.0	μА	Vin = V _{EE} to V _{CC}	4		
Operating frequency	f _{opr1}	50	_	600	kHz	In master mode external clock operation	5		
Operating frequency	f _{opr2}	0.5	_	1500	kHz	In slave mode shift register	6		
Oscillation frequency	fosc	315	450	585	kHz	$Cf = 20 pF \pm 5 \%$ $Rf = 47 k\Omega \pm 2\%$	7, 12		
Dissipation current (1)	l _{GG1}		_	1.0	mA	in master mode 1/128 duty cycle Cf = 20 pF Rf = 47 kΩ	8, 9		
Dissipation current (2)	l _{GG2}		_	200	μА	in slave mode 1/128 duty cycle	8, 10		
Dissipation current	lEE	_	_	100	μА	In master mode 1/128 duty cycle	8, 11		

Notes: 1.

- Applies to input terminals FS, DS1, DS2, CR, SHL, M/S, and FCS and I/O terminals DL, M, DR, and CL2 in the input state.
- 2. Applies to output terminals, ø1, ø2, and FRM and I/O common terminals DL, M, DR, and CL2 in the output state.
- Applies to input terminals FS, DS1, DS2, CR, STB, SHL, M/S, FCS, CL1, and TH, I/O terminals DL, M, DR, and CL2 in the input state and NC terminals.
- Applies to V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R. Don't connect any lines to X1 to X64.
- 5. External clock is as follows.


HITACHI



- 6. Applies to the shift register in the slave mode. For details, refer to AC Characteristics.
- Connect oscillation resister (Rf) and oscillation capacitance (Cf) as shown in this figure.
 Oscillation frequency (f_{OSC}) is twice as much as the frequency (fø) at ø1 or ø2.

Cf = 20 pF
Rf = 47 k
$$\Omega$$
 f_{osc} = 2 × f σ


- No lines are connected to output terminals and current flowing through the input circuit is excluded. This value is specified at V_{IH} = V_{CC} and V_{IL} = GND.
- This value is specified for current flowing through GND in the following conditions: Internal
 oscillation circuit is used. Each terminal of DS1, DS2, FS, SHL, M/S, STB, and FCS is
 connected to V_{CC} and each of CL1 and TH to GND. Oscillator is set as described in note 7.
- 10. This value is specified for current flowing through GND under the following conditions: Each terminals of DS1, DS2, FS, SHL, STB, FCS, and CR is connected to V_{CC}, CL1, TH, and M/S to GND and the terminals CL2, M, and DL are respectively connected to terminals CL2, M, and DL of the HD61203 under the condition described in note 9.
- This value is specified for current flowing through V_{EE} under the condition described in note 9.
 Don't connect any lines to terminal V.
- This figure shows a typical relation among oscillation frequency, Rf and Cf. Oscillation frequency may vary with the mounting conditions.




HITACHI

4496204 0046413 8T7 **=**

13. Resistance between terminal X and terminal V (one of V1L, V1R, V2L, V2R, V5L, V5R, V6L, and V6R) when load current flows through one of the terminals X1 to X64. This value is specified under the following conditions:




The following is a description of the range of power supply voltage for liquid crystal display drive. Apply positive voltage to V1L = V1R and V6L = V6R and negative voltage to V2L = V2R and V5L = V5R within the ΔV range. This range allows stable impedance on driver output (RON). Notice that ΔV depends on power supply voltage V_{CC} - V_{EB} .



Correlation between Driver Output Waveform and Power Supply Voltages for Liquid Crystal Display Drive Correlation between Power
Supply Voltage V_{CC} - V_{EE} and ΔV

Terminal Configuration


Input Terminal




Applicable Terminals : CR, M/S, SHL, FCS, DS1, DS2, FS

I/O Terminal

Applicable Terminals: DL, DR, CL2, M




Output Terminal



Applicable Terminals: ø1, ø2, FRM

Output Terminal




Applicable Terminals: X1 to X64

HITACHI

■ 4496204 0046415 67T **■**


AC Characteristics (V_{CC} = 5 V ± 10%, GND = 0 V, Ta = -20 to +75°C)

In the slave mode (M/S = GND)



Item	Symbol	Min	Тур	Max	Unit	Note
CL2 low level width (FCS=GND)	twlcl2L	450	-	-	ns	
CL2 high level width (FCS=GND)	twl.CL2H	150	-	-	ns	
CL2 low level width (FCS=V _{CC})	twHCL2L	150	-	-	ns	
CL2 high level width (FCS=V _{CC})	twhcl2H	450	-	•	ns	
Data setup time	tos	100		•	ns	
Data hold time	t _{DH}	100	-	•	ns	
Data delay time	t _{DD}	-	-	200	ns	1
Output data hold time	t _{DHW}	10	-	-	ns	
CL2 rise time	t _f	-	-	30	ns	
CL2 fall time	tf	-	•	30	ns	


Notes: 1. The following load circuit is connected for specification:



HITACHI

1496204 0046416 506

2. In the master mode (M/S = V_{CC} , FCS = V_{CC} , Cf = 20 pF, Rf = 47 k Ω)



HITACHI

4496204 0046417 442 **=**


ltem	Symbol	Min	Тур	Max	Unit
Data setup time	tos	20	_	_	μs
Data hold time	[‡] он	40			μs
Data delay time	t _{OD}	5			μs
FRM delay time	t _{DFRM}	-2	_	2	με
M delay time	[‡] DM	–2		2	μs
C _{L2} low level width	twcL2L	35			μs
C _{L2} high level width	twcL2H	35			μs
ø1 low level width	twe1L	700			ns
ø2 low level width	t _{W≠2L}	700	_		ns
ø1 high level width	t _{We1H}	2100			ns
ø2 high level width	t _{We2H}	2100			ns
ø1-ø2 phase difference	t _{D12}	700	_		ns
ø2-ø1 phase difference	[†] D21	700	_	<u> </u>	ns
ø1, ø2 rise time	tr	_		150	ns
ø1, ø2 fall time	tf	_	_	150	ns

HITACHI

622

4496204 0046418 389 **=**

Block Diagram



4496204 0046419 215

Block Functions

Oscillator

The CR oscillator generates display timing signals and operating clocks for the HD61202. It is required when the HD61203 is used with the HD61202. An oscillation resister Rf and an oscillation capacitor Cf are attached as shown in figure 1 and terminal STB is connected to the high level. When using an external clock, input the clock into terminal CR and don't connect any lines to terminals R and C.




Figure 1 Oscillator Connection with HD61202

The oscillator is not required when the HD61203 is used with the HD61830. Then, connect terminal CR to the high level and don't connect any lines to terminals R and C (figure 2).




Figure 2 Oscillator Connection with HD61830

Timing Generator Circuit

The timing generator circuit generates display timing and operating clock for the HD61202. This circuit is required when the HD61203 is used with the HD61202. Connect terminal M/S to high level (master mode). It is not necessary when the display timing signal is supplied from other circuits, for example, from HD61830. In this case connect the terminals Fs, DS1, and DS2 to high level and M/S to low level (slave mode).

Bidirectional Shift Register

624

A 64-bit bidirectional shift register. The data is shifted from DL to DR when SHL is at high level and from DR to DL when SHL is at low level. In this case, CL2 is used as shift clock. The lowest order bit of the bidirectional shift register, which is on the DL side, corresponds to X1 and the highest order bit on the DR side corresponds to X64.

HITACHI ■ 4496204 0046420 T37 ■

Liquid Crystal Display Driver Circuit

The combination of the data from the shift register with the M signal allows one of the four liquid crystal display driver levels V1, V2, V5 and V6 to be transferred to the output terminals (table 1).

Table 1 Output Levels

Data from the Shift Register	M	Output Level
1	1	V2
0	1	V6
1	0	V1
0	0	V5

HD61203 Terminal Functions

Terminal Name	Number of Terminals	1/0	Connected to	Function				
V _{CC}	1		Power	V _{CC} -GND: Pow	er supply for internal logic.			
GND V _{EE}	1 2		supply	V _{CC} -V _{EE} : Powe	er supply for driver circuit logic.			
V1L, V2L	8		Power	Liquid crystal di	splay driver level power supply.			
V5L, V6L V1R, V2R			supply		(V2R): Selected level (V6R): Non-selected level			
V5R, V6R				V1R should be t	level power supplies connected to V1L and the same. (This applies to the combination /5L & V5R and V6L & V6R respectively)			
M/S	1	1	V _{CC} or GND	Selects master	/slave.			
				M/S = V _{CC} : N	flaster mode			
				generation circu and operation c	203 is used with the HD61202, timing uit operates to supply display timing signals lock to the HD61202. Each of I/O common R, CL2, and M is in the output state.			
				M/S = GND:	Slave mode			
				The timing operation circuit stops operating. The HD61203 is used in this mode when combined with the HD61830. Even if combined with the HD61202, this mode is used when display timing signals (M, data, CL2, etc.) are supplied by another HD61203 in the master mode.				
				Terminals M and	d CL2 are in the input state.			
				When SHL is Vo	CC, DL is in the input state and DR is in the			
				When SHL is Gi the input state.	ND, DL is in the output state and DR is in			
FCS	1	1	V _{CC} or GND	Selects shift cle	ock phase.			
				FCS = V _{CC} :	Shift register operates at the rising edge of CL2. Select this condition when HD61203 is used with HD61202 or when MA of the HD61830 connects to CL2 in combination with the HD61830.			
				FCS = GND:	Shift register operates at the fall of CL2. Select this condition when CL1 of HD61830 connects to CL2 in combination with the HD61830.			
FS	1	1	V _{CC} or GND	Selects freque	ncy.			
				When the frame frequency shou	e frequency is 70 Hz, the oscillation ald be:			
					-Iz at FCS = V _{CC} -Iz at FCS = GND			
				This terminal is to V _{CC} in the sla	active only in the master mode. Connect it ave mode.			

HITACHI

■ 4496204 0046422 80T ■

HD61203 Terminal Functions (cont)

Terminal Name	Number o Terminals		Connected to	l Function							
DS1, DS2	2	i	V _{CC} or GND	Selects display duty factor							
				Display Duty Fa	actor 1/48	1/64	1/96	1/128			
				DS1	GND	GND	V _{cc}	V _{CC}			
				DS2	GND	V _{cc}	GND	V _{CC}			
				These terminals Connect them to	are valid onl V _{CC} in the s	y in the ma:					
STB	1	ì	V _{CC} or GND	Input terminal for	or testing.						
TH CL1	1		_	Connect to S	TB V _{CC} . and CL1 to G	ND.					
CR, R, C	3			Oscillator.	· · · · · · · · · · · · · · · · · · ·						
				In the master me	ode, use thes	e terminals	as show	n below:			
					scillation		rnal clock				
				R C	Cf CR C	Open R	CR	Open			
				Open R		Open C					
ø1, ø2	2	0	HD61202	Operating clock	output termin	als for the I	1D61202				
				Master mode:		ese termina	s to term	inals ø1			
				Slave mode:	Don't conne terminals.			-			
FRM	1	0	HD61202	Frame signal.							
				Master mode:	Connect this the HD6120		terminal	FRM of			
				Slave mode:	Don't conne	ct any lines	to this te	rminal.			
М	1	I/O	MB of	Signal to convert	LCD driver s	ignal into A	 Э.				
		HD61830 or M of HD61202		Master mode: Output terminal. Connect this terminal to terminal HD61202.							
				Slave mode:	Input termin Connect this the HD61830	terminal to	terminal	MB of			

HITACHI

627

■ 4496204 0046423 746 **■**

HD61203 Terminal Functions (cont)

Terminal Name	Number of Terminals	1/0	Connected to	Functio	n				
CL2	1	1/0	CL1 or MA of	Shift o	clock				
			HD61830 or CL of HD61202	Maste	r mode:	Output terminal Connect this terminal to terminal CL of the HD61202.			
				Slave mode: Input termi Connect th MA of the I			ct this ter		minal CL1 or
DL, DR	2	1/0	Open or FLM	Data I/O	termina	ls of bio	irectiona	l shift regist	er.
			of HD61830	DL corre	sponds t	o X1's	side and l	DR to X64's	side.
				Maste	er mode:		ct any line	n scanning s es to these t	signal. Don't terminals
				Slave	mode:				HD61830 to (when SHL =
				M/S		Voc		Gi	ND
				SHL	Vcc	(SND	V _{cc}	GND
				DL	Outpu	ıt (Output	Input	Output
				DR	Outpu	ıt (Dutput	Output	Input
NC	5		Open	Not used	.	-			
			•	Don't cor	nnect an	y lines	to this ter	minal.	
SHL	1	ī	V _{CC} or GND	Selects	shift dire	ction o	bidirecti	onal shift re	gister.
				SHL	Shift D	irection	Com	mon Scanni	ng Direction
				Vcc	DL→[)R	X1 -	X64	
				GND	DL←€	OR .	X1 ←	- X64	
X1-X64	64	0	Liquid	Liquid cr	ystal dis	play dr	iver outp	ıt.	
		ŭ	crystal display	Output o V1, V2, V the shift	√5, and ¹	V6 with	the comb	tal display d ination of th	river levels e data from
					М		1	•	
					Data	J	1 0	1 0	<u></u>
					Outpu level	' -	V2 V6	V1 V5	5-
				When St				s to COM1 a	and X64
				When SI correspo		-	•	nds to COM	1 and X1

4496204 0046424 682

Example of Application

HD61203 Connection List

DUI	203	Conne	ction	List									
	X1-X64	COM1-COM64	COM64-COM1	COM1-COM64	COM64-COM1	COM65-COM128	COM128-COM65	COM1-COM64	COM64-COM1	COM1-COM64	COM64-COM1	COM1-COM64	COM64-COM1
_	æ	1	from FLM of HD61830	to DL/DR of HD61203 No. 2	from FLM of HD61830		from DL/DR of HD61203 No. 1	I	l	to DL/DR of HD61203 No. 2	ŀ	1	from DL/DR of HD61203 No. 1
ation capacito	占	from FLM of HD61830	I	from FLM of HD61830	to DL/DR of HD61203 No. 2	from DL/DR of HD61203 No. 1	į		I	1	to DL/DR of HD61203 No. 2	from DL/DR of HD61203 No. 1	1
)SCIII	돐	I		I	_	I		I		I		I	_
ö	CL2	from CL1	HD61830	from MA	HD61830	from MA	HD61830	10 CL	HD61202	to CL of HD61202	to CL2 of HD61203	from CL2 of	No. 1
	Σ	from MB of	HD61830	from MB of	HD61830	from MB of	HD61830	to M	HD61202				No. 1
?	FRM	ł		I		ı		to FRM of	HD61202	to FRM of	HD61202	1	
_	\$5	1		1		1		to ¢2 of	HD61202	to 4 2	HD61202	1	
i G	듇	1		1		ļ		to 01	2021001	0 0 0 0	HD61202	ı	
	MS TH CLIFCS FS DS1DS2STBCR R C	A LLLHHHHH——		В СССИННИНН——		нннннн		Æ Æ ₹ ≖	5	HLLHH LL BYR	5		
	L: GND J CALL CALL CALL CALL CALL CALL CALL CA	Cf: Oscillation capacitor	L: GND J WS TH CLIFCS FS DS:10S25TBCR R C t1 SHL DL DR X1-X64 L L L L H H H H H H from MB from CL1 H of complete the	L: GND	L: GND Cf: Oscillation capacitor Cf: Oscillation cap	L: GND J MS TH CLI FCSFS DS10S2STBCR R C	L: GND	Cit Oscillation capacitor	L: GND A	City Coscilisation capacitor City Coscilisation capacitor City Coscilisation capacitor City Coscilisation capacitor City C	C C C C C C C C C C	Cit Oscillation capacitor	CI: Oscillation capacitor

HITACHI


629

4496204 0046425 519 **=**


630

Outline of HD61203 System Configuration

- 1. Use with HD61830
- a. When display duty ratio of LCD is 1/64




b. When display duty ratio of LCD is from 1/65 to 1/128



HITACHI


- 4496204 0046426 455 **-**

2. Use with HD61202 (1/64 duty ratio)




One HD61203 drives common signals and supplies timing signals to the HD61202s.

Refer to Connection list D.



One HD61203 drives upper and lower panels and supplies timing signals to the HD61202s.

Refer to Connection list D.



Two HD61203s drive upper and lower panels in parallel to ensure the quality of display. No. 1 supplies timing signals to No. 2 and the HD61202s.

Refer to Connection list E for No. 1.

Refer to Connection list F for No. 2.

HITACHI

| 4496204 0045427 391 🖿



Connection Example 1

Use with HD61202 (RAM type segment driver)

a. 1/64 duty ratio (See Connection List D)




Figure 1 Example 1

Note: The values of R1 and R2 vary with the LCD panel used.
When bias factor is 1/9, the values of R1 and R2 should satisfy

$$\frac{R1}{4R1 + R2} = \frac{1}{9}$$

For example, R1 = 3 k Ω , R2 = 15 k Ω




Figure 2 Example 1 Waveform (RAM Type, 1/64 Duty Cycle)

HITACH!

633

4496204 0046429 **1**64 **1**

Connection Example 2

Use with HD61830 (Display controller)

a. 1/64 duty ratio (See Connection List A)




Figure 3 Example 2 (1/64 Duty Ratio)

HITACHI ■ 4496204 0046430 986 ■




Figure 4 Example 2 Waveform (1/64 Duty Ratio)

HITACHI

4496204 0046431 812

636

b. 1/100 duty ratio (See Connection List B, C)




Figure 5 Example 2 (1/100 Duty Ratio)

HITACHI ■ 4496204 0046432 759 ■




Figure 6 Example 2 Waveform (1/100 Duty Ratio)

HITACHI 637 ■ 4496204 0046433 695 ■