



Half-Bridge N-Channel MOSFET Driver for DC/DC Conversion

FEATURES

- PWM With Tri-State Enable
- 12-V Low-Side Gate Drive (SiP41109)
- 8-V Low-Side Gate Drive (SiP41110)
- Undervoltage Lockout
- Internal Bootstrap Diode
- Switching Frequency Up to 1 MHz
- 30-ns Max Propagation Delay
- Drive MOSFETs In 5- to 48-V Systems
- Adaptive Shoot-Through Protection



APPLICATIONS

- Multi-Phase DC/DC Conversion
- High Current Low Voltage DC/DC Converters
- High Frequency DC/DC Converters
- Mobile and Desktop Computer DC/DC Converters
- Core Voltage Supplies for PC Micro-Processors

DESCRIPTION


The SiP41109 and SiP41110 are high-speed half-bridge MOSFET drivers for use in high frequency, high current, multiphase dc-to-dc synchronous rectifier buck power supplies. They are designed to operate at switching frequencies up to 1 MHz. The high-side driver is bootstrapped to allow driving n-channel MOSFETs.

They feature adaptive shoot-through protection to prevent simultaneous conduction of the external MOSFETs. There are two options available for the voltage of the high-side and

low-side drivers. In the SiP41109, the regulator supplies gate drive voltage to the high-side driver and V_{CC} supplies the low-side driver. In the SiP41110, the regulator supplies the high- and low-side gate drive voltage.

The SiP41109 and SiP41110 are assembled in a lead (Pb)-free 8-pin SOIC package for operation over the industrial operating range ($-40\text{ }^{\circ}\text{C}$ to $85\text{ }^{\circ}\text{C}$).

TYPICAL APPLICATION CIRCUIT



ABSOLUTE MAXIMUM RATINGS (ALL VOLTAGES REFERENCED TO GND = 0 V)

V_{CC}, PV_{CC}	-0.3 to 15 V
BOOT, PHASE	-0.3 to 55 V
BOOT to PHASE	-0.3 to 15 V
Storage Temperature	-40 to 150°C
Operating Junction Temperature	125°C
Power Dissipation ^a	
SO-8	770 mW

Thermal Impedance (θ_{JA}) ^b	130°C/W
--	---------

Notes

- a. Device mounted with all leads soldered or welded to PC board.
b. Derate 7.7 mW/°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE (ALL VOLTAGES REFERENCED TO GND = 0 V)

V_{CC}	10.8 to 13.2 V
V_{LX}48 V
C_{BOOT}100 nF to 1 μ F

BOOT to PHASE	8 V
Operating Temperature Range	-40 to 85°C

SPECIFICATIONS ^a						
Parameter	Symbol	Test Conditions Unless Specified $V_{CC} = 12\text{ V}, V_{BOOT} - V_{PHASE} = 8\text{ V}$ $T_A = -40\text{ to }85^\circ\text{C}$	Limits			Unit
			Min ^a	Typ ^b	Max ^a	
Power Supplies						
Supply Voltage	V_{CC}		10.8		13.2	V
Quiescent Current	I_{CCQ}	PWM Non-Switching		5.6	9.5	mA
Supply Current	I_{DD}	$f_{PWM} = 100\text{ kHz}, C_{LOAD} = 3\text{ nF}$	SiP41109	12.5		
			SiP41110	11.0		
Tristate (Shutdown) Current	I_{CCT}	PWM = Open		850	1200	μ A
Reference Voltage						
Break-Before-Make	V_{BBM}			2.5		V
PWM Input						
Input High	V_{IH}		4.0		V_{CC}	V
Input Low	V_{IL}				1.0	
Bias Current	I_B	PWM 5 V or 0 V		± 600	± 1000	μ A
Tristate Threshold	High	V_{TSH}	3.0			V
	Low	V_{TSL}			2.0	
Tristate Holdoff Timeout ^c	t_{TST}			240		ns
Bootstrap Diode						
Forward Voltage	V_F	$I_F = 40\text{ mA}, T_A = 25^\circ\text{C}$	0.70	0.85	1.0	V
MOSFET Drivers						
High-Side Drive Current ^c	$I_{PKH}(\text{source})$	$V_{BOOT} - V_{PHASE} = 8\text{ V}$		0.8		A
	$I_{PKH}(\text{sink})$			1.0		
Low-Side Drive Current ^c	$I_{PKL}(\text{source})$	$V_{PVCC} = 8\text{ V}$	SiP41110	0.9		
	$I_{PKL}(\text{sink})$			1.2		
	$I_{PKL}(\text{source})$	$V_{PVCC} = 12\text{ V}$	SiP41109	1.4		
	$I_{PKL}(\text{sink})$			1.8		




SPECIFICATIONS ^a							
Parameter	Symbol	Test Conditions Unless Specified $V_{CC} = 12\text{ V}$, $V_{BOOT} - V_{PHASE} = 8\text{ V}$ $T_A = -40\text{ to }85^\circ\text{ C}$		Limits			Unit
				Min ^a	Typ ^b	Max ^a	
MOSFET Drivers							
High-Side Driver Impedance	$R_{DH(source)}$	$V_{BOOT} - V_{PHASE} = 8\text{ V}$, PHASE = GND			2.3	4.2	
	$R_{DH(sink)}$				1.9	3.5	
Low-Side Driver Impedance	$R_{DL(source)}$	$V_{PVCC} = 8\text{ V}$	SiP41110		2.9	5.2	Ω
	$R_{DL(sink)}$				1.3	2.4	
	$R_{DL(source)}$	$V_{PVCC} = 12\text{ V}$	SiP41109		2.4	4.3	
	$R_{DL(sink)}$				1.2	2.2	
High-Side Rise Time	t_{rH}	10% – 90%, $V_{BOOT} - V_{PHASE} = 8\text{ V}$, $C_{LOAD} = 3\text{ nF}$			45		ns
High-Side Fall Time	t_{fH}				35		
High-Side Rise Time Bypass		10% – 90%, $V_{BOOT} - V_{PHASE} = 12\text{ V}$, $C_{LOAD} = 3\text{ nF}$			45		
High-Side Fall Time Bypass					35		
High-Side Propagation Delay ^c	$t_{d(off)H}$	See Timing Waveforms			15		
	$t_{d(on)H}$				15		
Low-Side Rise Time	t_{rL}	10% – 90%, $V_{BOOT} - V_{PHASE} = 8\text{ V}$ $C_{LOAD} = 3\text{ nF}$	SiP41110		40		
		10% – 90%, $V_{BOOT} - V_{PHASE} = 12\text{ V}$ $C_{LOAD} = 3\text{ nF}$	SiP41109		40		
Low-Side Fall Time	t_{fL}	10% – 90%, $V_{BOOT} - V_{PHASE} = 8\text{ V}$ $C_{LOAD} = 3\text{ nF}$	SiP41110		30		
		10% – 90%, $V_{BOOT} - V_{PHASE} = 12\text{ V}$ $C_{LOAD} = 3\text{ nF}$	SiP41109		30		
Low-Side Propagation Delay	$t_{d(off)L}$	See Timing Waveforms			15		
	$t_{d(on)L}$				15		
PHASE Timer							
PHASE Falling Timeout ^c	t_{PHASE}				380		ns
PV_{CC} Regulator							
Output Voltage	PV_{CC}			7.6	8	8.4	V
Output Current	I_{PVCC}				80	100	mA
Current Limit	I_{LIM}	$V_{DRV} = 0\text{ V}$		120	200	280	
Line Regulation	LNR	$V_{CC} = 10.8\text{ V to }13.2\text{ V}$			0.05	0.5	%/V
Load Regulation	LDR	5 mA to 80 mA			0.1	1.0	%
PV_{CC} Regulator UVLO							
PV _{CC} Rising	V_{UVLO2}				6.7	7.2	V
PV _{CC} Falling					6.4	6.9	
Hysteresis	Hyst			100	300	500	mV
High-Side Undervoltage Lockout							
Threshold	V_{UVHS}	Rising or Falling		2.5	3.35	4.0	V
V_{CC} Undervoltage Lockout							
Threshold	V_{UVLO1}			5.0	5.3	5.6	V
Power on Reset Time	POR				2.5		ms
Thermal Shutdown							
Temperature	T_{SD}	Temperature Rising			165		°C
Hysteresis	T_H	Temperature Falling			25		


Notes

- a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing and are measured at $V_{CC} = 12\text{ V}$ unless otherwise noted.

TIMING WAVEFORMS



PIN CONFIGURATION AND TRUTH TABLE



TRUTH TABLE		
PWM	UGATE	LGATE
L	L	H
H	H	L
Tri-State	L	L

ORDERING INFORMATION

Part Number	Temperature Range	Marking
SiP41109DY-T1—E3	-40 to 85°C	41109
SiP41110DY-T1—E3		41110

Eval Kit	Temperature Range
SiP41109DB	-40 to 85°C
SiP41110DB	

PIN DESCRIPTION

Pin Number	Name	Function
1	UGATE	8-V high-side MOSFET gate drive
2	BOOT	Bootstrap supply for high-side driver. The bootstrap capacitor is connected between BOOT and PHASE.
3	PWM	Input signal for the MOSFET drivers and tri-state enable
4	GND	Ground
5	LGATE	Synchronous or low-side MOSFET gate drive
6	V _{CC}	12-V supply. Connect a bypass capacitor ≥ 1 μF from here to ground
7	PV _{CC}	8-V Voltage Regulator Output. Connect a bypass capacitor ≥ 1 μF from here to ground
8	PHASE	Connection to source of high-side MOSFET, drain of the low-side MOSFET, and the inductor

where Q_{GATE} is the gate charge needed to turn on the high-side MOSFET and $\Delta V_{BOOT-PHASE}$ is the amount of droop allowed in the bootstrapped supply voltage when the high-side MOSFET is driven high. The bootstrap capacitor value is typically 0.1 μF to 1 μF . The bootstrap capacitor voltage rating must be greater than $V_{CC} + 12 V$ to withstand transient spikes and ringing.

Shoot-Through Protection

The external MOSFETs are prevented from conducting at the same time during transitions. Break-before-make circuits monitor the voltages on the PHASE pin and the LGATE pin and control the switching as follows: When the signal on PWM goes low, UGATE will go low after an internal propagation delay. After the voltage on PHASE falls below 2.5 V by the inductor action, the low-side driver is enabled and LGATE goes high after some delay. When the signal on PWM goes high, LGATE will go low after an internal propagation delay. After the voltage on LGATE drops below 2.5 V the high-side driver is enabled and UGATE will go high after an internal propagation delay. If PHASE does not drop below 2.5 V within 380 ns after UGATE goes low, LGATE is forced high until the next PWM transition.

V_{CC} Bypass Capacitor

MOSFET drivers draw large peak currents from the supplies when they switch. A local bypass capacitor is required to supply this current and reduce power supply noise. Connect a 1- μF ceramic capacitor as close as practical between the V_{CC} and GND pins.



Undervoltage Lockout

Undervoltage lockout prevents control of the circuit until the supply voltages reach valid operating levels. The UVLO circuit forces LGATE and UGATE to low when V_{CC} is below its specified voltage. A separate UVLO forces UGATE low when the voltage between BOOT and PHASE is below the specified voltage.

Thermal Protection

If the die temperature rises above 165°C, the thermal protection disables the drivers. The drivers are re-enabled after the die temperature has decreased below 140°C.

TYPICAL CHARACTERISTICS



TYPICAL WAVEFORMS

Figure 2. PWM Signal vs. HS Gate, LS Gate and PHASE (Rising)





Figure 3. PWM Signal vs. HS Gate, LS Gate and PHASE (Falling)



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?73023>.