

M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

DESCRIPTION

This is a family of 262144-word by 4-bit dynamic RAMs, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of triple-layer polysilicon process combined with silicide technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

In addition to the $\overline{\text{RAS}}$ -only refresh mode, the hidden refresh mode and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode are available.

FEATURES


| Type name | $\overline{\text{RAS}}$ access time (max. ns) | $\overline{\text{CAS}}$ access time (max. ns) | Address access time (max. ns) | $\overline{\text{OE}}$ access time (max. ns) | Cycle time (min. ns) | Power dissipation (typ. mW) |
|--------------|---|---|-------------------------------|--|----------------------|-----------------------------|
| M5M44256B-7 | 70 | 20 | 35 | 20 | 140 | 230 |
| M5M44256B-8 | 80 | 20 | 40 | 20 | 160 | 200 |
| M5M44256B-10 | 100 | 25 | 50 | 25 | 190 | 175 |

- High performance CMOS technology
- Standard 20 pin DIP, 26 pin SOJ, 20 pin ZIP, 24 pin TSOP
- Single 5V±10% supply
- Low stand-by power dissipation
2.75mW (max) CMOS Input level
- Low operating power dissipation
M5M44256BP, J, L, VP, RV-7 . . . 440mW (max)
M5M44256BP, J, L, VP, RV-8 . . . 385mW (max)
M5M44256BP, J, L, VP, RV-10 . . . 330mW (max)
- All inputs, outputs TTL compatible and low capacitance
- Tri-state unlatched output
- 512 refresh cycles/8ms
- Early write mode and $\overline{\text{OE}}$ control output buffer impedance
- Read-Modify-write, $\overline{\text{RAS}}$ -only refresh, Fast-page mode capabilities
- $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh mode capability
- $\overline{\text{CAS}}$ controlled output allows hidden refresh
- Wide $\overline{\text{RAS}}$ Low pulse width for
Fast page mode 50µs (max)


APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT


PIN CONFIGURATION (TOP VIEW)



Outline 20P4Y (DIP)



Outline 26P0J (SOJ)




Outline 20P5L-A (ZIP)

NC NO CONNECTION

M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM



FUNCTION

The M5M44256BP, J, L, VP, RV provide, in addition to normal read, write, and read-modify-write operations, a


number of other functions, e.g., fast page mode, \overline{RAS} -only refresh, and delayed-write. The input conditions for each are shown in Table 1.

Table 1 Input conditions for each mode

| Operation | Inputs | | | | | | Input/Output | | Refresh | Remark |
|-------------------------------------|--------|-----|-----|-----|-------------|----------------|--------------|--------|---------|--------------------------|
| | RAS | CAS | W | OE | Row address | Column address | Input | Output | | |
| Read | ACT | ACT | NAC | ACT | APD | APD | OPN | VLD | YES | Fast page mode identical |
| Write (Early write) | ACT | ACT | ACT | DNC | APD | APD | VLD | OPN | YES | |
| Read-Modify-write | ACT | ACT | ACT | ACT | APD | APD | VLD | VLD | YES | |
| \overline{RAS} only refresh | ACT | NAC | DNC | DNC | APD | DNC | DNC | OPN | YES | |
| Hidden refresh | ACT | ACT | DNC | ACT | APD | DNC | OPN | VLD | YES | |
| CAS before \overline{RAS} refresh | ACT | ACT | DNC | DNC | DNC | DNC | DNC | OPN | YES | |
| Standby | NAC | DNC | DNC | DNC | DNC | DNC | DNC | OPN | NO | |

Note ACT active, NAC nonactive, DNC don't care, VLD valid, APD applied, OPN open

BLOCK DIAGRAM



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Conditions | Ratings | Unit |
|------------------|-----------------------|---------------------------------|-----------|------|
| V _{CC} | Supply voltage | With respect to V _{SS} | -1 ~ 7 | V |
| V _I | Input voltage | | -1 ~ 7 | V |
| V _O | Output voltage | | -1 ~ 7 | V |
| I _O | Output current | | 50 | mA |
| P _d | Power dissipation | T _a = 25°C | 1000 | mW |
| T _{opr} | Operating temperature | | 0 ~ 70 | °C |
| T _{stg} | Storage temperature | | -65 ~ 150 | °C |

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70°C, unless otherwise noted) (Note 1)

| Symbol | Parameter | Limits | | | Unit |
|-----------------|--------------------------------------|--------|-----|-----|------|
| | | Min | Nom | Max | |
| V _{CC} | Supply voltage | 4.5 | 5 | 5.5 | V |
| V _{SS} | Supply voltage | 0 | 0 | 0 | V |
| V _{IH} | High-level input voltage, all inputs | 2.4 | | 6.5 | V |
| V _{IL} | Low-level input voltage, all inputs | -1.0 | | 0.8 | V |

Note 1 All voltage values are with respect to V_{SS}

ELECTRICAL CHARACTERISTICS (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted) (Note 2)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|-----------------------|--|--|---|-----|-----------------|------|
| | | | Min | Typ | Max | |
| V _{OH} | High-level output voltage | I _{OH} = -5mA | 2.4 | | V _{CC} | V |
| V _{OL} | Low-level output voltage | I _{OL} = 4.2mA | 0 | | 0.4 | V |
| I _{OZ} | Off state output current | O floating 0V ≤ V _{OUT} ≤ 5.5V | -10 | | 10 | μA |
| I _I | Input current | 0V ≤ V _{IN} ≤ 6.5V, Other inputs pins = 0V | -10 | | 10 | μA |
| I _{CC1} (AV) | Average supply current from V _{CC} , operating (Note 3, 4) | M5M44256B-7 | R _{AS} , C _{AS} cycling t _{RC} = t _{WC} = min, output open | | 80 | mA |
| | | M5M44256B-8 | | | 70 | |
| | | M5M44256B-10 | | | 60 | |
| I _{CC2} (AV) | Average supply current from V _{CC} , stand-by (Note 6) | R _{AS} = C _{AS} = V _{IH} , output open | | 2 | mA | |
| | | R _{AS} = C _{AS} = O _E ≥ V _{CC} - 0.5V, output open | | 0.5 | | |
| I _{CC3} (AV) | Average supply current from V _{CC} , refreshing (Note 3) | M5M44256B-7 | R _{AS} cycling, C _{AS} = V _{IH} t _{RC} = min, output open | | 80 | mA |
| | | M5M44256B-8 | | | 70 | |
| | | M5M44256B-10 | | | 60 | |
| I _{CC4} (AV) | Average supply current from V _{CC} , Fast-Page-Mode (Note 3, 4) | M5M44256B-7 | R _{AS} = V _{IL} , C _{AS} cycling t _{PC} = min, output open | | 70 | mA |
| | | M5M44256B-8 | | | 60 | |
| | | M5M44256B-10 | | | 50 | |
| I _{CC6} (AV) | Average supply current from V _{CC} , C _{AS} before R _{AS} refresh mode (Note 3) | M5M44256B-7 | C _{AS} before R _{AS} refresh cycling t _{RC} = min, output open | | 80 | mA |
| | | M5M44256B-8 | | | 70 | |
| | | M5M44256B-10 | | | 60 | |

Note 2. Current flowing into an IC is positive, out is negative

3 I_{CC1}(AV), I_{CC3}(AV), I_{CC4}(AV) and I_{CC6}(AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate

4 I_{CC1}(AV) and I_{CC4}(AV) are dependent on output loading. Specified values are obtained with the output open

CAPACITANCE (T_a = 0 ~ 70°C, V_{CC} = 5V ± 10%, V_{SS} = 0V, unless otherwise noted)

| Symbol | Parameter | Test conditions | Limits | | | Unit |
|---------------------|--|---|--------|-----|-----|------|
| | | | Min | Typ | Max | |
| C _{I(A)} | Input capacitance, address inputs (Note 5) | V _I = V _{SS} f = 1MHz V _I = 25 mVrms | | | 5 | pF |
| C _{I(OE)} | Input capacitance, O _E input | | | | 7 | pF |
| C _{I(W)} | Input capacitance, write control input | | | | 7 | pF |
| C _{I(RAS)} | Input capacitance, R _{AS} input | | | | 7 | pF |
| C _{I(CAS)} | Input capacitance, C _{AS} input | | | | 7 | pF |
| C _{I/O} | Input/Output capacitance, data ports | | | | 7 | pF |

Note 5 C_{I(A)} of ZIP is 6pF (max).

6249825 0025042 657



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0~70°C, VCC=5V±10%, VSS=0V, unless otherwise noted) (Note 6)

| Symbol | Parameter | Limits | | | | | | Unit |
|----------|---|------------|-----|-------------|-----|--------------|-----|------|
| | | M5M4256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| tCAC | Access time from $\overline{\text{CAS}}$ (Note 7, 8) | | 20 | | 20 | | 25 | ns |
| tRAC | Access time from $\overline{\text{RAS}}$ (Note 7, 9) | | 70 | | 80 | | 100 | ns |
| tCAA | Column Address access time (Note 7, 10) | | 35 | | 40 | | 50 | ns |
| tCPA | Access time from $\overline{\text{CAS}}$ precharge (Note 7, 11) | | 40 | | 45 | | 55 | ns |
| tOEA | Access time from $\overline{\text{OE}}$ (Note 7) | | 20 | | 20 | | 25 | ns |
| tCLZ | Output low impedance time from $\overline{\text{CAS}}$ low (Note 7) | 5 | | 5 | | 5 | | ns |
| tOFF | Output disable time after $\overline{\text{CAS}}$ high (Note 12) | 0 | 20 | 0 | 20 | 0 | 25 | ns |
| tDIS(OE) | Output disable time after $\overline{\text{OE}}$ high (Note 12) | 0 | 20 | 0 | 20 | 0 | 25 | ns |

- Note 6: An initial pause of 500µs is required after power-up followed by any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles before proper device operation is achieved. Note that $\overline{\text{RAS}}$ may be cycled during the initial pause. And any 8 $\overline{\text{RAS}}$ or $\overline{\text{RAS/CAS}}$ cycles are required after prolonged periods of $\overline{\text{RAS}}$ inactivity before proper device operation is achieved.
- 7 Measured with a load circuit equivalent to 2TTL loads and 100pF
- 8 Assume that $t_{\text{RCD(max)}} \leq t_{\text{RCD}}$ and $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$
- 9 Assumes that $t_{\text{RCD}} \leq t_{\text{RCD(max)}}$ and $t_{\text{RAD}} \leq t_{\text{RAD(max)}}$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCD} or t_{RAD} exceeds the value shown.
- 10 Assume that $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$ and $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$
- 11 Assume that $t_{\text{CP}} \leq t_{\text{CP(max)}}$ and $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$
- 12 $t_{\text{OFF(max)}}$ and $t_{\text{ds(OE)(max)}}$ define the time at which the output achieves the high impedance state ($I_{\text{OUT}} \leq \pm 10\mu\text{A}$) and are not reference to $V_{\text{OH(min)}}$ or $V_{\text{OL(max)}}$

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast Page Mode Cycles)

(Ta=0~70°C, VCC=5V±10%, VSS=0V, unless otherwise noted, See notes 13, 14)

| Symbol | Parameter | Limits | | | | | | Unit |
|--------|---|-------------|-----|-------------|-----|--------------|-----|------|
| | | M5M44256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| tREF | Refresh cycle time | | 8 | | 8 | | 8 | ms |
| tRP | $\overline{\text{RAS}}$ high pulse width | 60 | | 70 | | 80 | | ns |
| tRCD | Delay time, $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low (Note 15) | 20 | 50 | 25 | 60 | 25 | 75 | ns |
| tCRP | Delay time, $\overline{\text{CAS}}$ high to $\overline{\text{RAS}}$ low (Note 16) | 10 | | 10 | | 10 | | ns |
| tCPN | $\overline{\text{CAS}}$ high pulse width | 10 | | 10 | | 10 | | ns |
| tRAD | Column address delay time from $\overline{\text{RAS}}$ low (Note 17) | 15 | 35 | 20 | 40 | 20 | 50 | ns |
| tASR | Row address setup time before $\overline{\text{RAS}}$ low | 0 | | 0 | | 0 | | ns |
| tASC | Column address setup time before $\overline{\text{CAS}}$ low (Note 18) | 0 | 10 | 0 | 15 | 0 | 20 | ns |
| tRAH | Row address hold time after $\overline{\text{RAS}}$ low | 10 | | 15 | | 15 | | ns |
| tCAH | Column address hold time after $\overline{\text{CAS}}$ low | 15 | | 20 | | 20 | | ns |
| tT | Transition time (Note 19) | 3 | 50 | 3 | 50 | 3 | 50 | ns |

- Note 13 The timing requirements are assumed $t_{\text{r}} = 5\text{ns}$
- 14 $V_{\text{IH(min)}}$ and $V_{\text{IL(max)}}$ are reference levels for measuring timing of input signals
- 15 $t_{\text{RCD(max)}}$ is specified as a reference point only. If t_{RCD} is less than $t_{\text{RCD(max)}}$, access time is t_{RAC} . If t_{RCD} is greater than $t_{\text{RCD(max)}}$, access time is defined as t_{CAC} and t_{CAA} as shown in notes 8, 10
- 16 t_{CRP} requirement is applicable for all $\overline{\text{RAS/CAS}}$ cycles
- 17 $t_{\text{RAD(max)}}$ is specified as a reference point only. If $t_{\text{RAD}} \geq t_{\text{RAD(max)}}$ and $t_{\text{ASC}} \leq t_{\text{ASC(max)}}$, access time is controlled exclusively by t_{CAA}
- 18 $t_{\text{ASC(max)}}$ is specified as a reference point only. If $t_{\text{RCD}} \geq t_{\text{RCD(max)}}$ and $t_{\text{ASC}} \geq t_{\text{ASC(max)}}$, access time is controlled exclusively by t_{CAC}
- 19 t_{T} is measured between $V_{\text{IH(min)}}$ and $V_{\text{IL(max)}}$.

M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

Read and Refresh Cycles

| Symbol | Parameter | Limits | | | | | | Unit |
|----------------------|---|-------------|-------|-------------|-------|--------------|-------|------|
| | | M5M44256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| t _{RC} | Read cycle time | 140 | | 160 | | 190 | | ns |
| t _{RAS} | RAS low pulse width | 70 | 10000 | 80 | 10000 | 100 | 10000 | ns |
| t _{CAS} | CAS low pulse width | 20 | 10000 | 20 | 10000 | 25 | 10000 | ns |
| t _{CSH} | CAS hold time after RAS low | 70 | | 80 | | 100 | | ns |
| t _{RSH} | RAS hold time after CAS low | 20 | | 20 | | 25 | | ns |
| t _{RCS} | Read Setup time before CAS low | 0 | | 0 | | 0 | | ns |
| t _{RCH} | Read hold time after CAS high (Note 20) | 0 | | 0 | | 0 | | ns |
| t _{RRH} | Read hold time after RAS high (Note 20) | 10 | | 10 | | 10 | | ns |
| t _{RAL} | Column address to RAS setup time | 35 | | 40 | | 50 | | ns |
| t _{RPC} | Precharge to CAS active time | 0 | | 0 | | 0 | | ns |
| t _{h(CLOE)} | OE hold time after CAS low | 20 | | 20 | | 25 | | ns |
| t _{h(RLOE)} | OE hold time after RAS low | 70 | | 80 | | 100 | | ns |
| t _{DOEL} | Delay time, Data to OE low | 0 | | 0 | | 0 | | ns |
| t _{OEHD} | Delay time, OE high to Data | 15 | | 15 | | 20 | | ns |
| t _{h(OECH)} | CAS hold time after OE low | 20 | | 20 | | 25 | | ns |
| t _{h(OERH)} | RAS hold time after OE low | 20 | | 20 | | 25 | | ns |

Note 20 Either t_{RCH} or t_{RRH} must be satisfied for a read cycle

Write Cycle (Early Write and Delayed Write)

| Symbol | Parameter | Limits | | | | | | Unit |
|---------------------|---|-------------|-------|-------------|-------|--------------|-------|------|
| | | M5M44256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| t _{WC} | Write cycle time | 140 | | 160 | | 190 | | ns |
| t _{RAS} | RAS low pulse width | 70 | 10000 | 80 | 10000 | 100 | 10000 | ns |
| t _{CAS} | CAS low pulse width | 20 | 10000 | 20 | 10000 | 25 | 10000 | ns |
| t _{CSH} | CAS hold time after RAS low | 70 | | 80 | | 100 | | ns |
| t _{RSH} | RAS hold time after CAS low | 20 | | 20 | | 25 | | ns |
| t _{WCS} | Write setup time before CAS low (Note 22) | 0 | | 0 | | 0 | | ns |
| t _{WCH} | Write hold time after CAS low | 15 | | 15 | | 20 | | ns |
| t _{CWL} | CAS hold time after write low | 20 | | 20 | | 25 | | ns |
| t _{RWL} | RAS hold time after write low | 20 | | 20 | | 25 | | ns |
| t _{WP} | Write pulse width | 15 | | 15 | | 20 | | ns |
| t _{DS} | Data setup time | 0 | | 0 | | 0 | | ns |
| t _{DH} | Data hold time after CAS low | 15 | | 15 | | 20 | | ns |
| t _{OEHD} | Delay time, OE high to data | 15 | | 15 | | 20 | | ns |
| t _{h(WOE)} | OE hold time after write low | 15 | | 15 | | 20 | | ns |

M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

| Symbol | Parameter | Limits | | | | | | Unit |
|---------------|---|-------------|-------|-------------|-------|--------------|-------|------|
| | | M5M44256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| t_{RWC} | Read-write/read-modify-write cycle time (Note 21) | 185 | | 205 | | 245 | | ns |
| t_{RAS} | \overline{RAS} low pulse width | 115 | 10000 | 125 | 10000 | 155 | 10000 | ns |
| t_{CAS} | \overline{CAS} low pulse width | 65 | 10000 | 65 | 10000 | 80 | 10000 | ns |
| t_{CSH} | \overline{CAS} hold time after \overline{RAS} low | 115 | | 125 | | 155 | | ns |
| t_{RSH} | \overline{RAS} hold time after \overline{CAS} low | 65 | | 65 | | 80 | | ns |
| t_{RCS} | Read setup time before \overline{CAS} low | 0 | | 0 | | 0 | | ns |
| t_{CWD} | Delay time, \overline{CAS} low to write low (Note 22) | 40 | | 40 | | 50 | | ns |
| t_{RWD} | Delay time, \overline{RAS} low to write low (Note 22) | 90 | | 100 | | 125 | | ns |
| t_{CWL} | \overline{CAS} hold time after write low | 20 | | 20 | | 25 | | ns |
| t_{RWL} | \overline{RAS} hold time after write low | 20 | | 20 | | 25 | | ns |
| t_{WP} | Write pulse width | 15 | | 15 | | 20 | | ns |
| t_{DS} | Data setup time | 0 | | 0 | | 0 | | ns |
| t_{DH} | Data hold time after write low | 15 | | 15 | | 20 | | ns |
| t_{AWD} | Delay time, address to write low (Note 22) | 55 | | 60 | | 75 | | ns |
| $t_{h(CLOE)}$ | \overline{OE} hold time after \overline{CAS} low | 20 | | 20 | | 25 | | ns |
| $t_{h(RLOE)}$ | \overline{OE} hold time after \overline{RAS} low | 70 | | 80 | | 100 | | ns |
| t_{DOEL} | Delay time, Data to \overline{OE} low | 0 | | 0 | | 0 | | ns |
| t_{OEHD} | Delay time, \overline{OE} high to Data | 15 | | 15 | | 20 | | ns |
| $t_{h(WOE)}$ | \overline{OE} hold time after write low | 15 | | 15 | | 20 | | ns |

Note 21 t_{RWC} is specified as $t_{RWC(min)} = t_{RAC(max)} + t_{OEHD(min)} + t_{RWL(min)} + t_{RP(min)} + 4t_T$

Note 22 t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are specified as reference points only. If $t_{WCS} \geq t_{WCS(min)}$ the cycle is an early write cycle and the DQ pins will remain high impedance throughout the entire cycle. If $t_{CWD} \geq t_{CWD(min)}$, $t_{RWD} \geq t_{RWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, the cycle is a read-modify write cycle and the DQ will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the DQ (at access time and until \overline{CAS} or \overline{OE} goes back to V_{IH}) is indeterminate.

Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

| Symbol | Parameter | Limits | | | | | | Unit |
|------------|--|-------------|-------|-------------|-------|--------------|-------|------|
| | | M5M44256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| t_{PC} | Read, Write cycle time | 45 | | 50 | | 60 | | ns |
| t_{RWPC} | Read-write/read-modify-write cycle time | 95 | | 100 | | 115 | | ns |
| t_{RAS} | \overline{RAS} low pulse width for Read, write cycle | 115 | 50000 | 130 | 50000 | 160 | 50000 | ns |
| t_{CAS} | \overline{CAS} low pulse width for read cycle | 20 | 10000 | 20 | 10000 | 25 | 10000 | ns |
| t_{CP} | \overline{CAS} high pulse width (Note 23) | 10 | 25 | 10 | 25 | 10 | 25 | ns |
| t_{RSH} | \overline{RAS} hold time after \overline{CAS} low | 20 | | 20 | | 25 | | ns |

Note 23 $t_{CP(max)}$ is specified as a reference point only. If $t_{CP(max)} \leq t_{CP}$, access time is assumed by t_{CAC} .

CAS before RAS Refresh Cycle (Note 24)

| Symbol | Parameter | Limits | | | | | | Unit |
|-----------|--|-------------|-----|-------------|-----|--------------|-----|------|
| | | M5M44256B-7 | | M5M44256B-8 | | M5M44256B-10 | | |
| | | Min | Max | Min | Max | Min | Max | |
| t_{CSR} | \overline{CAS} setup time for \overline{CAS} before \overline{RAS} refresh | 10 | | 10 | | 10 | | ns |
| t_{CHR} | \overline{CAS} hold time for \overline{CAS} before \overline{RAS} refresh | 15 | | 15 | | 20 | | ns |
| t_{RPC} | Precharge to \overline{CAS} active time | 0 | | 0 | | 0 | | ns |


Note 24 Eight or more \overline{CAS} before \overline{RAS} cycles instead of eight \overline{RAS} cycles are necessary for proper operation of \overline{CAS} before \overline{RAS} refresh mode.



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

Timing Diagrams (Note 25)

Read Cycle




Note 25  Indicates the don't care input
 $V_{IH(min)} \leq V_{IN} \leq V_{IH(max)}$ or $V_{IL(min)} \leq V_{IN} \leq V_{IL(max)}$
 Indicates the invalid output

M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


Write Cycle (Early write)



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


Write Cycle (Delayed Write)



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


Read-Write, Read-Modify-Write Cycle



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


RAS-only Refresh Cycle



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


CAS before RAS Refresh Cycle



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM


Fast Page Mode Write Cycle (Early Write)



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

Fast Page Mode Write Cycle (Delayed Write)



M5M44256BP, J, L, VP, RV-7, -8, -10

FAST PAGE MODE 1048576-BIT(262144-WORD BY 4-BIT)DYNAMIC RAM

Fast Page Mode Read-Write, Read-Modify-Write Cycle

