Notice: This is not a final specification. Notice: This is not a final specification change. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37905F8CFP, M37905F8CSP

16-BIT CMOS MICROCOMPUTER

DESCRIPTION

These are single-chip 16-bit microcomputers designed with high-performance CMOS silicon gate technology, including the internal flash memory and, being packaged in 64-pin plastic molded QFP or shrink plastic molded DIP. These microcomputers support the 7900 Series instruction set, which are enhanced and expanded instruction set and are upper-compatible with the 7700/7751 Series instruction set. The CPU of these microcomputers is a 16-bit parallel processor that can also be switched to perform 8-bit parallel processing. Also, the bus interface unit of these microcomputers enhances the memory access efficiency to execute instructions fast. Therefore, these microcomputers are suitable for office, business, and industrial equipment controller that require high-speed processing of large data.

For the internal flash memory, single-power-supply programming and erasure, using a PROM programmer or the control by the central processing unit (CPU), is supported. Also, each of these microcomputers has the memory area dedicated for storing a certain software which controls programming and erasure (reprogramming control software). Therefore, on these microcomputers, the program can easily be changed even after they are mounted on the board.

Also, they are suitable for motor-control equipment since each of

DISTINCTIVE FEATURES

them includes the motor control circuit.

<Microcomputer mode>

<ivi><ivi><ivi><ivi><ivi><ivi><ivi><ivi< th=""></ivi<></ivi></ivi></ivi></ivi></ivi></ivi></ivi>
• Number of basic machine instructions
Memory
Flash memory (User ROM area) 60 Kbytes
RAM3072 bytes
Flash memory (Boot ROM area) 8 Kbytes
 ■ Instruction execution time
The fastest instruction at 20 MHz frequency 50 ns
• Single power supply 5 V ± 0.5 V
• Interrupts 8 external sources, 23 internal sources, 7 levels
● Multi-functional 16-bit timer
(Three-phase motor drive waveform or Pulse motor drive waveform
output is available.)
• Serial I/O (UART or Clock synchronous)
● 10-bit A-D converter 12-channel inputs
• 8-bit D-A converter2-channel outputs
● 12-bit watchdog timer
• Programmable input/output (ports P1, P2, P4, P5, P6, P7, P8) 50

<Flash memory mode>

Power supply voltage	5 V ± 0.5 V
Programming/Erase voltage	5 V ± 0.5 V
Programming method	. Programming in a unit of word
● Erase method	Block erase or Total erase
M37905F8CFP, M37905F8CSP	
4 blocks (8 Kbytes X 2	2, 16 Kbytes X 1, 28 Kbytes X 1)
 Programming/Erase control by sof 	tware command


APPLICATION

- Control devices for office equipment such as copiers and facsimiles
- Control devices for industrial equipment such as communication and measuring instruments
- Control devices for equipment, requiring motor control, such as inverter air conditioners and general-purpose inverters






16-BIT CMOS MICROCOMPUTER







16-BIT CMOS MICROCOMPUTER




Outline 64P4B





16-BIT CMOS MICROCOMPUTER







16-BIT CMOS MICROCOMPUTER

FUNCTIONS (Microcomputer mode)

	Parameter	Functions		
Number of basic machine instr		203		
Instruction execution time		50 ns (the fastest instruction at f(fsys) = 20 MHz)		
External clock input frequency f(XIN)		20 MHz (Max.)		
System clock frequency f(fsys)		20 MHz (Max.)		
Memory size	Flash memory (User ROM area)	60 Kbytes		
•	RAM	3072 bytes		
	Flash memory (Boot ROM area)	8 Kbytes		
Programmable input/output	P1, P2, P4, P6, P7	8-bit × 5		
ports	P5	6-bit X 1		
	P8	4-bit X 1		
Multi-functional timers	TA0-TA9	16-bit X 10		
	TB0-TB2	16-bit X 3		
Serial I/O	UART0, UART1, and UART2	(UART or Clock synchronous serial I/O) X 3		
A-D converter		10-bit successive approximation method X 1 (12 channels)		
D-A converter		8-bit X 2		
Dead-time timer		8-bit × 3		
Watchdog timer		12-bit X 1		
Interrupts	Maskable interrups	8 external sources, 20 internal sources. Each interrupt can be set to a priority level within the range of 0–7 by software.		
	Non-maskable interrups	3 internal sources.		
Clock generating circuit	1	Incorporated (externally connected to a ceramic resonator or quartz crystal resonator).		
PLL frequency multiplier		The following multiplication ratios are available: X2, X3, X4.		
Power supply voltage		5 V±0.5 V		
Power dissipation		125 mW (at f(fsys) = 20 MHz, Typ., ; the PLL frequency multiplier is inactive.)		
Ports' input/output	Input/Output withstand voltage	5 V		
characteristics	Output current	5 mA		
Memory expansion		Not available (single-chip mode only).		
Operating ambient temperature	e range	−20 to 85 °C		
Device structure		CMOS high-performance silicon gate process		
Package		(Note)		

 Note:
 Packages
 M37905F8CFP
 64-pin plastic molded QFP (64P6N-A)

 M37905F8CSP
 64-pin shrink plastic moldeds DIP (64P4B)





16-BIT CMOS MICROCOMPUTER

FUNCTIONS (Flash memory mode)

	Parameter	Functions		
Power supply voltage		5 V±0.5 V		
Programming/Erase voltage		5 V±0.5 V		
Flash memory mode		3 modes: parallel I/O, serial I/O, and CPU reprogramming modes		
Block division for erasure User ROM area		4 blocks (8 Kbytes X 2, 16 Kbytes X 1, 28 Kbytes X 1); total of 60 Kbytes		
	Boot ROM area	1 block (8 Kbytes X 1) (Note)		
Programming method		Programmed per word		
	Flash memory parallel I/O mode	User ROM area + Boot ROM area		
	Flash memory serial I/O mode	User ROM area		
	Flash memory CPU reprogramming mode	User ROM area		
Erase method		Total erase/Block erase		
	Flash memory parallel I/O mode	User ROM area + Boot ROM area		
	Flash memory serial I/O mode	User ROM area		
Flash memory CPU reprogramming mode		User ROM area		
Programming/Erase control		Programming/Erase control by software commands		
Number of commands		6 commands		
Maximum number of reprograr	ms	100		

Note: On shipment, our reprogramming control firmware for the flash memory serial I/O mode has been stored into the boot ROM area.





16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION (MICROCOMPUTER MODE)

Pin	Name	Input/ Output	Functions
Vcc, Vss	Power supply input	_	Apply 5 V±0.5 V to Vcc, and 0 V to Vss.
MD0	MD0	Input	Connect this pin to Vss.
MD1	MD1	Input	Connect this pin to Vss.
RESET	Reset input	Input	The microcomputer is reset when "L" level is applies to this pin.
XIN	Clock input	Input	These are input and output pins of the internal clock generating circuit. Connect a
Хоит	Clock output	Output	ceramic resonator or quartz-crystal oscillator between pins XIN and XOUT. When an external clock is used, the clock source should be connected to pin XIN, and pin XOUT should be left open.
VCONT	Filter circuit connection	_	When using the PLL frequency multiplier, connect this pin to the filter circuit. When not using the PLL frequency multiplier, this pin should be left open.
AVcc, AVss	Analog power supply input	_	Power supply input pins for the A-D and D-A converters. Connect AVcc to Vcc, and AVss to Vss externally.
VREF	Reference voltage input	Input	This is the reference voltage input pin for the A-D and D-A converters.
P10-P17	I/O port P1	I/O	Port P1 is an 8-bit I/O port. This port has an I/O direction register, and each pin can be programmed for input or output. These pins enter the input mode ar reset. These pins also function as I/O pins of UARTO, 1.
P20-P27	I/O port P2	I/O	In addition to having the same functions as port P1, these pins function as I/O pins for timers A4 and A9. Also, they can be programmed to function as input pins for timers B0 to B2.
P40-P47	I/O port P4	I/O	In addition to having the same functions as port P1, these pins function as I/O pins for timers A5 to A8. Also, they function as output pins for motor drive waveform.
P51–P53, P55–P57	I/O port P5	I/O	In addition to having the same functions as port P1, these pins function as input pins for INT1 to INT3 and INT5 to INT7. Also, pins P55 to P57 function as input pins for timers B0 to B2 and as input pins for position data in the three-phase waveform mode; and pins P52 and P53 function as trigger-input pins in the pulse output port mode.
P60-P67	I/O port P6	I/O	In addition to having the same functions as port P1, these pins function as I/O pins for timers A0 to A3. Also, they function as motor drive waveform output pins.
P70-P77	I/O port P7	I/O	In addition to having the same functions as port P1, these pins function as input pins for the A-D converter. Also, P77 functions as an output pin for the D-A converter.
P80-P83	I/O port P8	I/O	In addition to having the same functions as port P1, these pins function as input pins for the A-D converter. Also, these pins function as I/O pins for UART2, and pin P80 functions as an output pin for the D-A converter.
P4OUTcut	P4OUTcuT input	Input	This pin has the function to forcibly place port P4 pins in the input mode. Also, this pin functions as an input pin for INTo; and this pin is used to input a signal, which forcibly cuts off a motor drive waveform output.
P6OUTcut	P6OUTcuT input	Input	This pin has the function to forcibly place port P6 pins in the input mode. Also, this pin functions as an input pin for INT4; and this pin is used to input a signal, which forcibly cuts off a motor drive waveform output.





16-BIT CMOS MICROCOMPUTER

PIN DESCRIPTION (FLASH MEMORY SERIAL I/O MODE)

Pin	Name	Input /Output	Functions
Vcc, Vss	Power supply input	_	Apply 5 V ± 0.5 V to Vcc, and 0 V to Vss.
MD0	MD0	Input	Connect this pin to Vss.
MD1	MD1	Input	Connect this pin to Vss via a resistor of 10 k Ω to 100 k Ω .
RESET	Reset input	Input	The reset input pin.
XIN	Clock input	Input	Connect a ceramic oscillator between the XIN and XOUT pins, or input an external
Хоит	Clock output	Output	clock from the XIN pin with the XOUT pin left open.
AVcc, AVss	Analog supply input	_	Connect AVcc to Vcc, and AVss to Vss.
VREF	Reference voltage input	Input	Input an arbitrary level within the range of VSS–VCC. (This is not used in the flash memory serial I/O mode.)
P10-P17	Input port P1	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
P20-P23, P27	Input port P2	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
P24	SCLK input	Input	This is an input pin for a serial clock.
P25	SDA I/O	I/O	This is an I/O pin for serial data. Connect this pin to Vcc via a resistor (about 1 kΩ).
P26	BUSY output	Output	This is an output pin for the BUSY signal.
P4OUTcut	P4OUTcut input	Input	Input "H".
P6OUTcut	P6OUTCUT input	Input	Input "H".
P40-P47	Input port P4	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
P55-P53,	Input port P5	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
P55-P57			
P60-P67	Input port P6	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
P70-P74	Input port P7	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
P80-P83	Input port P8	Input	Input "H" or "L", or leave them open. (This is not used in the flash memory serial I/O mode.)
VCONT	Filter circuit connection	_	Connect this pin to the filter circuit, or leave this pin open. (This is not used in the flash memory serial I/O mode.)





16-BIT CMOS MICROCOMPUTER

BASIC FUNCTION BLOCKS

Each of the M37905F8CFP and M37905F8CSP has the same function as that of the M37905M4C-XXXFP except for the following. Therefore, for details except for the following, refer to the datasheet of the M37905M4C-XXXFP.

- Internal ROM: type (flash memory) and size
- RAM size

MEMORY

Figure 1 shows the memory map.




Fig. 1 Memory map of M37905F8CFP, M37905F8CSP (Single-chip mode)





Address (F	Hexadecimel notation)	Address (Hexadecimel notation)
00000016	Reserved area (Note)	00004016	Count start register 0
00000116	Reserved area (Note)	00004116	Count start register 1
00000216	Reserved area (Note)	00004216	One-shot start register 0
00000316	Port P1 register	00004316	One-shot start register 1
00000416	Reserved area (Note)	00004416	Up-down register 0
00000516	Port P1 direction register	00004516	Timer A clock division select register
00000516	Port P2 register	00004516	Timer A clock division select register
00000016		00004716	Timer A0 register
	Reserved area (Note)		
00000816	Port P2 direction register	00004816	Timer A1 register
00000916	Reserved area (Note)	00004916	
00000A16	Port P4 register	00004A16	Timer A2 register
00000B16	Port P5 register	00004B16	
00000C16	Port P4 direction register	00004C16	Timer A3 register
00000D16	Port P5 direction register	00004D16	- Timor 7 to Togistor
00000E16	Port P6 register	00004E16	Timer A4 register
00000F16	Port P7 register	00004F16	Timer A4 register
00001016	Port P6 direction register	00005016	T: B0 : /
00001116	Port P7 direction register	00005116	Timer B0 register
00001116	Port P8 register	00005216	
00001216	T Of t O Togistor	00005316	Timer B1 register
00001316	Port P8 direction register	00005316	
	Fort Fo direction register		Timer B2 register
00001516	D (11.41)	00005516	T: A0 1 : 1
00001616	Reserved area (Note)	00005616	Timer A0 mode register
00001716	Reserved area (Note)	00005716	Timer A1 mode register
00001816	Reserved area (Note)	00005816	Timer A2 mode register
00001916	Reserved area (Note)	00005916	Timer A3 mode register
00001A16		00005A16	Timer A4 mode register
00001B16		00005B16	Timer B0 mode register
00001C16		00005C16	Timer B1 mode register
00001D16		00005D16	Timer B2 mode register
00001E16	A-D control register 0	00005E16	Processor mode register 0
00001E16	A-D control register 0	00005E16	Processor mode register 1
	A-D control register 1		
00002016	A-D register 0	00006016	Watchdog timer register
00002116	<u> </u>	00006116	Watchdog timer frequency select regis
00002216	A-D register 1	00006216	Particular function select register 0
00002316		00006316	Particular function select register 1
00002416	A-D register 2	00006416	Particular function select register 2
00002516	A-D Tegister 2	00006516	Reserved area (Note)
00002616	A.D. register 2	00006616	Debug control register 0
00002716	A-D register 3	00006716	Debug control register 1
00002816		00006816	
00002916	A-D register 4	00006916	Address comparison register 0
00002316 00002A16		00006A16	
00002A16	A-D register 5	00006A16	
			Address comparison register 4
00002C16	A-D register 6	00006C16	Address comparison register 1
00002D16		00006D16	INITE intermed and 1
00002E16	A-D register 7	00006E16	INT3 interrupt control register
00002F16	<u> </u>	00006F16	INT4 interrupt control register
00003016	UART0 transmit/receive mode register	00007016	A-D conversion interrupt control regist
00003116	UART0 band rate register (BRG0)		UART0 transmit interrupt control regis
00003216	LIARTO transmit buffor register	00007216	UART0 receive interrupt control regist
00003316	UART0 transmit buffer register	00007316	UART1 transmit interrupt control regis
00003416	UART0 transmit/receive control register 0	00007416	UART1 receive interrupt control regist
00003516	UART0 transmit/receive control register 1	00007516	Timer A0 interrupt control register
00003616	· ·	00007616	Timer A1 interrupt control register
00003716	UART0 receive buffer register	00007716	Timer A2 interrupt control register
00003716	UART1 transmit/receive mode register	00007716	Timer A3 interrupt control register
	UART1 baud rate register (BRG1)		
00003916	OANT DAUGTALE TEGISLET (DKGT)	00007916	Timer A4 interrupt control register
00003A16	UART1 transmit buffer register	00007A16	Timer B0 interrupt control register
00003B16		00007B16	Timer B1 interrupt control register
00003C16	UART1 transmit/receive control register 0	00007C16	Timer B2 interrupt control register
00003D16	UART1 transmit/receive control register 1	00007D16	INT ₀ interrupt control register
00003E16	LIABT1 receive buffer register	00007E16	INT1 interrupt control register
00003F16	UART1 receive buffer register	00007F16	

Fig. 2 Location of SFRs (1)



Note: Do not write to this address.





Address (H	Hexadecimel notation)	Address (F	Hexadecimel notation)
00008016	Reserved area (Note)	0000C016	
00008116	Reserved area (Note)	0000C116	
00008216	Reserved area (Note)	0000C216	
00008316	Reserved area (Note)	0000C316	
00008416	Reserved area (Note)	0000C416	Up-down register 1
00008516	Reserved area (Note)	0000C516	
00008616	Reserved area (Note)	0000C616	Timer A5 register
00008716	Reserved area (Note)	0000C716	Timer As register
00008816		0000C816	Timer A6 register
00008916		0000C916	Timer Ao register
00008A16	Reserved area (Note)	0000CA16	Timer A7 register
00008B16		0000CB16	Timer Ar register
00008C16	Reserved area (Note)	0000CC16	Timer A8 register
00008D16	D (1.4.)	0000CD16	
00008E16	Reserved area (Note)	0000CE16	Timer A9 register
00008F16	December (Nets)	0000CF16	Time ric regions.
00009016	Reserved area (Note)	0000D016	Timer A01 register
00009116		0000D116	- I i i i i i i i i i i i i i i i i i i
00009216	Reserved area (Note)	0000D216	Timer A11 register
00009316		0000D316	
00009416	External interrupt input road aut register	0000D416	Timer A21 register
00009516	External interrupt input read-out register	0000D516	
00009616	D-A control register	0000D616	Timer A5 mode register
00009716 00009816	D-A register 0	0000D716 0000D816	The state of the s
	D-A register 0		
00009916 00009A16	D-A register i	0000D916 0000DA16	·
		0000DA16 0000DB16	3
00009B16 00009C16	Decembed area (Nata)	0000DB16 0000DC16	
00009C16	Reserved area (Note) Reserved area (Note)	0000DC16	
00009D16	Flash memory control register	0000DD16 0000DE16	Comparator result register 0
00009E16	Trasti memory control register	0000DE16	·
000091 16 0000A016	Pulse output control register	0000E016	Comparator result register 1
0000A016	Fuise output control register	0000E016	A-D register 8
0000A116	Pulse output data register 0	0000E116	
0000A216	i dise odiput data register o	0000E316	A-D register 9
0000A316	Pulse output data register 1	0000E316	
0000A516	T dioo odiput data regiotor 1	0000E516	A-D register 10
0000A616	Waveform output mode register	0000E616	
0000A716	Dead-time timer	0000E716	A-D register 11
0000A816	Three-phase output data register 0	0000E816	Reserved area (Note)
0000A916	Three-phase output data register 1	0000E916	
0000AA16	Position-data-retain function control register	0000EA16	, ,
0000AB16		0000EB16	, ,
0000AC16	Serial I/O pin control register	0000EC16	, , ,
0000AD16		0000ED16	
0000AE16	Port P2 pin function control register	0000EE16	, ,
0000AF16		0000EF16	, ,
	UART2 transmit/receive mode register	0000F016	
0000B116	UART2 band rate register (BRG2)	0000F116	UART2 transmit interrupt control register
0000B216	• , , ,	0000F216	UART2 receive interrupt control register
0000B316	UART2 transmit buffer register	0000F316	
0000B416	UART2 transmit/receive control register 0	0000F416	
0000B516	UART2 transmit/receive control register 1	0000F516	Timer A5 interrupt control register
0000B616	LIAPT2 receive buffer register	0000F616	Timer A6 interrupt control register
0000B716	UART2 receive buffer register	0000F716	Timer A7 interrupt control register
0000B816	Reserved area (Note)	0000F816	Timer A8 interrupt control register
0000B916		0000F916	Timer A9 interrupt control register
0000BA16	Reserved area (Note)	0000FA16	
0000BB16	Reserved area (Note)	0000FB16	
0000BC16	Clock control register 0	0000FC16	
0000BD16	Reserved area (Note)	0000FD16	INTs interrupt control register
0000BE16	Reserved area (Note)	0000FE16	INT6 interrupt control register
0000BF16	Reserved area (Note)	0000FF16	INT7 interrupt control register

Fig. 3 Location of SFRs (2)





16-BIT CMOS MICROCOMPUTER

FLASH MEMORY MODE

These microcomputers contain the flash memory; and single-powersupply reprogramming is available to this. These microcomputers have the following three modes, enabling reading/programming/erasure for the flash memory:

- Flash memory parallel I/O mode and Flash memory serial I/O mode, where the flash memory is handled by using an external programmer.
- CPU reprogramming mode, where the flash memory is handled by the central processing unit (CPU).

As shown in Figure 4, the flash memory is divided into several blocks, and erasure per block is possible.

This internal flash memory has the boot ROM area storing the reprogramming control software for reprogramming in the CPU reprogramming mode and flash memory serial I/O mode, as well as the user ROM area storing a certain control software for the normal operation in the microcomputer mode.

Although our reprogramming control firmware for the flash memory serial I/O mode has been stored into this boot ROM area on shipment, the user-original reprogramming control software which is more appropriate for the user's system is reprogrammable into this area, instead. Note that the reprogramming for the boot ROM area is enabled only in the flash memory parallel I/O mode.




Fig. 4 M37905F8CFP, M37905F8CSP: block configuration of internal flash memory



MITSUBISHI MICROCOMPUTERS

16-BIT CMOS MICROCOMPUTER

M37905F8CFP, M37905F8CSP

Notice: This is not a final specification. Some parametric limits are subject to ch

Flash Memory Parallel I/O Mode

The flash memory parallel I/O mode is used to manipulate the internal flash memory with a parallel programmer. This parallel programmer uses the software commands listed in Table 1 to do the flash memory manipulations, such as read/programming/erase operations.

Table 1. Software commands (flash memory parallel I/O mode

Software Command				
Read Array				
Read Status Register				
Clear Status Register				
Programming				
Block Erase				
Erase All Block				

Addresses FF9016 to FF9F16 are the reserved area for the parallel programmer. Therefore, when the user uses the flash memory parallel I/O mode, do not program to this area.

User ROM Area and Boot ROM Area

The user ROM area and boot ROM area can be reprogrammed in the flash memory parallel I/O mode.

The programming and block erase operations can be performed only

The boot ROM area, 8 Kbytes in size, is assigned to addresses 000016-1FFF16, so that programming and block erase operations can be performed only to this area. (Access to any address out of this area is prohibited).

The erasable block in the boot ROM area is only one block, consisting of 8 Kbytes. The reprogramming control firmware to be used in the flash memory serial I/O mode has been stored to this boot ROM area on our shipment. Therefore, do not reprogram the boot ROM area if the user uses the flash memory serial I/O mode.

Do not program to addresses FF9016 to FF9F16 because this area is the reserved area for the programmer.

Note that, when the boot ROM area is read out from the CPU in the CPU reprogramming mode, described later, its addresses will be shifted to E00016-FFFF16.



Notice: This is not a final specification. Notice: This is not a final specific to change. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37905F8CFP, M37905F8CSP

16-BIT CMOS MICROCOMPUTER

Flash Memory Serial I/O Mode

In the flash memory serial I/O mode, addresses, data, and software commands, which are required to read/program/erase the internal flash memory, are serially input and output with a fewer pins and the dedicated serial programmer.

In this mode, being different from the flash memory parallel I/O mode, the CPU controls reprogramming of the flash memory (using the CPU reprogramming mode), serial input of the reprogramming data, etc.

The reprogramming control firmware for the flash memory serial I/O mode has been stored in the boot ROM area on shipment of the product from us. Note that, then, the flash memory serial I/O mode will become unavailable if the boot ROM area has been reprogrammed in the flash memory parallel I/O mode.

Note that, also, this reprogramming control firmware for the flash memory serial I/O mode is subject to change.

Figures 5 and 6 show the pin connections in the flash memory serial I/O mode.

The three pins, SCLK, SDA, and BUSY, are used to input and output serial data.

The SCLK pin is the input pin of external transfer clocks. The SDA pin is the I/O pin of transmit and receive data, and its output acts as the N-channel open-drain output. To the SDA pin, connect an external pullup resistor (about 1 k Ω). The BUSY pin is the output pin of the BUSY flag (CMOS output) and goes "H" during BUSY periods owing to a certain operation, such as transmit, receive, erase, programming, etc.

Transmit and receive data are serially transferred 8 bits at a time. In the flash memory serial I/O mode, only the user ROM area can be reprogrammed; the boot ROM area is not accessible.

Addresses FF9016 to FF9F16 are the reserved area for the serial programmer. Therefore, when the user uses the flash memory serial I/O mode, do not program to this area.








Fig. 5 Pin connection of M37905F8CFP in flash memory serial I/O mode (outline: 64P6N-A)








Fig. 6 Pin connection of M37905F8CSP in flash memory serial I/O mode (outline: 64P4B)





16-BIT CMOS MICROCOMPUTER

CPU Reprogramming Mode

The CPU reprogramming mode is used to perform the operations for the internal flash memory (reading, programming, erasing) under control of the CPU.

In this mode, only the user ROM area can be reprogrammed; the boot ROM area cannot be reprogrammed.

The user-original reprogramming control software for the CPU reprogramming mode can be stored in either the user ROM area or the boot ROM area.

Because the CPU cannot read out the flash memory in the CPU reprogramming mode, the above software must be transferred to the internal RAM in advance to be executed.

Boot Mode

The user-original reprogramming control software for the CPU reprogramming mode must be stored into the user ROM area or the boot ROM area in the flash memory parallel I/O mode in advance. (If this program has been stored into the boot ROM area, the flash memory serial I/O mode will become unavailable).

Note that addresses of the boot ROM area depend on the accessing ways to the boot ROM area, When accessing in the flash memory parallel I/O mode, these addresses will be shifted to 000016 to 1FFF16. On the other hand, when accessing with the CPU, these addresses will be shifted to E00016 to FFFF16.

Reset removal with both of the MD0 and MD1 pins held "L" invokes the normal microcomputer mode, and the CPU operates using the control software stored in the user ROM area. In this case, the boot ROM area is not accessible.

Removing reset with the MD0 pin held "L" and the MD1 pin "H", the CPU starts its operation using the reprogramming control software stored in the boot ROM area. This mode is called the boot mode. The reprogramming control software in the boot ROM area can also reprogram the user ROM area.

After reset removal, be sure not to change the status at pins MD0 and MD1




Fig. 7 Bit configuration of flash memory control register

Notice: This is not a final specification thange. Notice: This is not a final specification to change. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37905F8CFP, M37905F8CSP

16-BIT CMOS MICROCOMPUTER

Function overview (CPU reprogramming mode)

The CPU reprogramming mode is available in the single-chip mode, memory expansion mode, and boot mode to reprogram the user ROM area only.

In the CPU reprogramming mode, the CPU erases, programs, and reads the internal flash memory by writing software commands. Note that the user-original reprogramming control software must be transferred to the internal RAM in advance to be executed.

The CPU reprogramming mode becomes active when "1" is written into the flash memory control register's bit 1 (the CPU reprogramming mode select bit) shown in Figure 7, and software commands become acceptable.

In the CPU reprogramming mode, software commands and data are all written to and read from even addresses (Note that address Ao in byte addresses = "0".) 16 bits at a time. Therefore, a software command consisting of 8 bits must be written to an even address; therefore, any command written to an odd address will be invalid. Since the write data at the 2nd cycle of a programming command consists of 16 bits, this data must be written to even and odd addresses.

The seaquencer in the flash memory controls the erase and programming operations. What the status of the seaquencer operation is and whether the programming or erase operation has been completed normally or terminated by an error can be examined by reading the flash memory control register.

Figure 7 shows the bit configuration of the flash memory control register.

Bit 0 (the RY/BY status bit) is a read-only bit for indicating the seaquencer operation. This bit goes to "0" (BUSY) while the automatic programming/erase operation is active and goes to "1" (READY) during the other operations.

Bit 1 serves as the CPU reprogramming mode select bit. Writing of "1" to this bit selects the CPU reprogramming mode, and software commands will be acceptable. Because the CPU cannot directly access the internal flash memory in the CPU reprogramming mode, writing to this bit 1 must be performed by the user-original reprogramming control software which has been transferred to the internal RAM in advance. To set bit 1 to "1", it is necessary to write "0" and "1" to this bit 1 successively. On the other hand, to clear this bit to "0", it is sufficient only to write "0".

Bit 3 (the flash memory reset bit) resets the control circuit of the internal flash memory and is used when the CPU reprogramming mode is terminated or when an abnormal access to the flash memory happens. Writing of "1" to bit 3 with the CPU reprogramming mode select bit = "1" preforms the reset operation. To remove the reset, write "0" to bit 3 after confirming bit 0 (the RY/BY status bit) becomes "1".

Bit 5 serves as the user ROM area select bit and is valid only in the boot mode. Setting this bit to "1" in the boot mode switches an accessible area from the boot ROM area to the user ROM area. To use the CPU reprogramming mode in the boot mode, set this bit to "1". Note that when the microcomputer is booted up in the user ROM area, only the user ROM area is accessible and bit 5 is invalid; on the other hand, when the microcomputer is in the boot mode, bit 5 is valid independent of the CPU reprogramming mode. To rewrite bit 5, execute the user-original reprogramming control software transferred to the internal RAM in advance.

Figure 8 shows the CPU reprogramming mode set/termination flow-

chart, and be sure to follow this flowchart. As shown in Note 1 of Figure 8, before selecting the CPU reprogramming mode, set "0" to the processor mode register 1's bit 7 (the internal ROM bus cycle select bit) and set flag I to "1" to avoid an interrupt request input.

When a watchdog timer interrupt request is generated in the CPU reprogramming mode, when an input to the RESET pin is "L", or when the software reset is performed, the flash memory control circuit and flash memory control register will be reset.

When the flash memory is reset during the erase or programming operation, this operation is cancelled and the target block's data will be invalid. Just before writing a software command related to the erase/programming operation, be sure to write to the watchdog timer. In the CPU reprogramming mode, be sure not to use the **STP** and **WIT** instructions.








Fig. 8 CPU reprogramming mode set/termination flowchart

Software Commands

Table 2 lists the software commands.

By writing a software command after the CPU reprogramming mode select bit has been set to "1", erasing, programming, etc. can be specified. Note that, at software commands' input, the high-order byte (D8–D15) is ignored. (Except for the write data at the 2nd cycle of a programming command.)

Software commands are explained as below.

Read Array Command (FF16)

By writing command code "FF16" at the 1st bus cycle, the microcomputer enters the read array mode. If an address to be read is input in the next or the following bus cycles, the contents at the specified address are output to the data bus (D0 to D15) in a unit of 16 bits.

The read array mode is maintained until writing of another software command.

Read Status Register Command (7016)

Writing command code "7016" at the 1st bus cycle outputs the contents of the status register to the data bus (D0-D7) by a read at the 2nd bus cycle.

The status register is explained later.

Clear Status Register Command (5016)

This command clears two status bits (SR.4, 5) each of which is set to "1" to indicate that the operation has been terminated by an error. To clear these bits, write command code "5016" at the 1st bus cycle.

Programming Command (4016)

This command facilitates programming of 1 word (2 bytes) at a time. To initiate programming, write command code "4016" at the 1st bus cycle; when write data is written in a unit of 16 bits at the 2nd bus cycle, the address is specified at the same time. Upon completion of data writing, automatic programming (data programming and verification) operation is started.

The completion of the automatic programming operation is confirmed by a read of the flash memory control register. The RY/ $\overline{\text{BY}}$ status bit of the flash memory control register goes "0" during the automatic programming operation; and also, it goes "1" after the end of it.

Before execution of the next command, be sure to confirm that the RY/\overline{BY} status bit is set to "1" (READY). During the automatic programming operation, writing of commands and access to the flash memory must not be performed.

When programming continuously, the programming command can be executed with the read status register mode kept if there is no programming error. Simultaneously with start of the automatic programming, the read status register mode is automatically active. In this case, the read status register mode is retained until the next read array command (FF16) is written or until the reset is performed by using the flash memory reset bit.

Reading out the status register after the automatic programming operation is completed reports the result of it. For details, refer to the section on the status register.

Figure 9 shows an example of the programming flowchart.

Additional programming to any word that has already been programmed is prohibited.





16-BIT CMOS MICROCOMPUTER

Table 2. Software commands (CPU reprogramming mode)

		1st cycle			2nd cycle	
Command	Mode	Address	Data (D ₀ to D ₇)	Mode	Address	Data
Read Array	Write	X (Note 2)	FF16	_	_	_
Read Status Register	Write	Х	7016	Read	Х	SRD (Note 3)
Clear Status Register	Write	Х	5016	_	_	_
Programming	Write	Х	4016	Write	WA (Note 4)	WD (Note 4)
Block Erase	Write	Х	2016	Write	BA (Note 5)	D016
Erase All Block	Write	Х	2016	Write	Х	2016

Notes 1: At software commands' input, the high-order byte of data (D8-D15) is ignored.

- **2:** X = An arbitrary address in the user ROM area. (Note that A0 = "0".)
- 3: SRD = Status Register Data
- 4: WA = Write Address, WD = Write Data (16 bits).
- 5: Block address: the maximum address of each block must be input. Note that address A0 = "0".

Block Erase Command (2016/D016)

Writing command code "2016" at the 1st bus cycle and writing confirmation command code "D016" and the maximum address of the block (Note that address A0 = "0".) at the subsequent 2nd bus cycle initiate the automatic erase (erasing and erase verification) operation for the specified block.

The completion of the automatic erase operation is confirmed by a read of the flash memory control register. The RY/ $\overline{\text{BY}}$ status bit of the flash memory control register goes "0" simultaneously with start of the automatic erase operation; and also, it goes "1" simultaneously with completion of it.

Before execution of the next command, be sure to confirm that the RY/\overline{BY} status bit is set to "1" (READY). During the automatic erase operation, writing of commands and access to the flash memory must not be performed.

Simultaneously with start of the automatic erase, the read status register mode is automatically active. In this case, the read status register mode is retained until the next read array command (FF16) is written or until the reset is performed by using the flash memory reset bit.

Reading out the status register after the automatic erase operation is completed reports the result of it. For details, refer to the section on the status register.

Figure 10 shows an example of the block erase flowchart.





16-BIT CMOS MICROCOMPUTER




Fig. 9 Programming flowchart




Fig. 10 Block erase flowchart

Erase All Block Command (2016/2016)

Writing command code "2016" at the 1st bus cycle and writing command code "2016" at the subsequent 2nd bus cycle initiate the continuous block erase (chip erase) operations for all the blocks.

The completion of the chip erase operation, as well as of the block erase operation, is confirmed by a read of the flash memory control register. The result of the automatic erase operation is also reported by a read of the status register.

During the automatic erase operation (when the RY/ \overline{BY} status bit = "0"), writing of commands and access to the flash memory must not be performed.

Status Register

The status register is used to indicate whether the programming/ erase operation has been completed normally or terminated by an error. By writing the read status register command (7016), the contents of the status register can be read out; by writing the clear status register command (5016), the contents of the status register can be cleared.

Table 3 lists the definition of each bit of the status register.

The status register outputs "8016" after reset is removed.

The status of each bit is described below.



Notice: This is not a final specification change. Some parametric limits are subject to change.

MITSUBISHI MICROCOMPUTERS M37905F8CFP, M37905F8CSP

16-BIT CMOS MICROCOMPUTER

Erase Status Bit (SR.5)

This bit reports the status of the automatic erase operation. This bit is set to "1" if an erase error occurs and returns to "0" if the clear status register command (5016) is written.

Programming Status Bit (SR.4)

This bit reports the status of the automatic programming operation. This bit is set to "1" if a programming error occurs and returns to "0" if the clear status register command (5016) is written.

Under the condition that any of SR.5, SR.4 = "1", none of the programming, block erase, and erase all block commands can be accepted. Before execution of these commands, execute the clear status register command (5016), in advance, to clear these status bits.

Both of SR.4, SR.5 are set to "1" under the following conditions (Command Sequence Error):

- (1) when data other than "D016" and "FF16" is written to the data in the 2nd bus cycle of the block erase command (2016/D016)
- (2) when data other than "2016" and "FF16" is written to the data in the 2nd bus cycle of the erase all block command (2016/2016)

Note that, writing of "FF16" forces the microcomputer into the read array mode. Simultaneously with this, the command written in the 1st bus cycle will be canceled.

Full Status Check

The full status check reports the results of the erase or programming operation.

Figure 11 shows the full status check flowchart and actions to be taken if an error has occurred.

Table 3. Bit definition of status register

Symbol Status	Ctatus	Definition			
	"1"	"0"			
SR.7 (D7)	Reserved				
SR.6 (D6)	Reserved				
SR.5 (D ₅)	Erase Status	Terminated by error.	Terminated normally.		
SR.4 (D4)	Programming Status	Terminated by error. Terminated normal			
SR.3 (D3)	Reserved				
SR.2 (D2)	Reserved				
SR.1 (D1)	Reserved				
SR.0 (D ₀)	Reserved				





16-BIT CMOS MICROCOMPUTER




Fig. 11 Full status check flowchart and actions to be taken if an error has ocurred

DC Electrical Characteristics (Vcc = $5 \text{ V} \pm 0.5 \text{ V}$, Ta = 0 to 60 °C, f(fsys) = 20 MHz (Note))

0	Symbol Parameter	Limits			l locit
Symbol		Min.	Тур.	Max.	Unit
Icc1	Vcc power source current (at read)		30	48	mA
lcc2	Vcc power source current (at write)			48	mA
Icc3	Vcc power source current (at programming)			54	mA
Icc4	Vcc power source current (at erasing)			54	mA

Limits of VIH, VIL, VOH, VOL, IIH, and IIL for each pin are the same as those in the microcomputer mode.

Note: f(fsys) indicates the system clcok (fsys) frequency.

AC Electrical Characteristics (Vcc = 5 V ± 0.5 V, Ta = 0 to 60 °C, f(fsys) = 20 MHz (Note))

Parameter		Limits			
		Тур.	Max.	Unit	
256-byte programming time		4	40	ms	
Block erase time		0.6	8	S	
Erase all block time		0.6 X n	8 X n	S	

n = Number of blocks to be erased

The limits of parameters other than the above are same as those in the microcomputer mode.

Note: f(fsys) indicates the system clock (fsys) frequency.





16-BIT CMOS MICROCOMPUTER

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Ratings	Unit
Vcc	Power source voltage	-0.3 to 6.5	V
AVcc	Analog power source voltage	-0.3 to 6.5	V
VI	Input voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83, P40UTcuT, P60UTcuT, Vcont, VREF, XIN, RESET, MD0, MD1	-0.3 to Vcc+0.3	V
Vo	Output voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83, XOUT	-0.3 to Vcc+0.3	V
Pd	Power dissipation	300	mW
Topr	Operating ambient temperature	-20 to 85	°C
Tstg	Storage temperature	-40 to 150	°C

RECOMMENDED OPERATING CONDITIONS (Vcc = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

	Davanatas		Limits		T
Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Power source voltage	4.5	5.0	5.5	V
AVcc	Analog power source voltage		Vcc		V
Vss	Power source voltage		0		V
AVss	Analog power source voltage		0		V
VIH	High-level Input voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83, P40UTcut, P60UTcut, XIN, RESET, MD0, MD1	0.8 Vcc		Vcc	V
VIL	Low-level Input voltage P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83, P40UTcut, P60UTcut, XIN, RESET, MD0, MD1	0		0.2 VCC	V
IOH(peak)	High-level peak output current P10–P17, P20–P27, P55–P57, P60–P67, P70–P77			-10	mA
IOH(avg)	High-level average output current P10-P17, P20-P27, P55-P57, P60-P67, P70-P77			- 5	mA
IOL(peak)	Low-level peak output current P10–P17, P20–P27, P51–P53, P55–P57, P70–P77			10	mA
IOL(peak)	Low-level peak output current P40–P47, P60–P67			20	mA
IOL(avg)	Low-level average output current P10–P17, P20–P27, P51–P53, P55–P57, P70–P77			5	mA
IOL(avg)	Low-level average output current P40-P47, P60-P67			15	mA
f(XIN)	External clock input frequency (Note 1)			20	MHz
f(fsys)	System clock frequency			20	MHz

Notes 1: When using the PLL frequency multiplier, be sure that f(fsys) = 20 MHz or less.

2: Average output current is the average value of an interval of 100 ms.

3: The sum of IOL(peak) must be 110 mA or less, the sum of IOH(peak) must be 80 mA or less.







DC ELECTRICAL CHARACTERISTICS (Vcc = 5 V, Vss = 0 V, Ta = -20 to 85 °C, f(fsys) = 20 MHz)

Symbol	Parameter		Test conditions			Limits		Unit
Symbol	F	rarameter	rest	conditions	Min.	Тур.	Max.	Unit
Vон	High-level output voltag	ge P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83	lон = −10 mA		3			V
Vol	Low-level output voltag	e P10–P17, P20–P27, P40–P47, P51–P53, P55–P57, P60–P67, P70–P77, P80–P83	IOL = 10 mA				2	V
VT+ —VT-	TB0IN-TE CTS2, CL	N9IN, TA00UT-TA90UT, B2IN, INT0-INT7, CTS0, CTS1, LK0, CLK1, CLK2, RxD0, RxD1, PTRG0, RTPTRG1, P4OUTCUT, UT			0.4		1	V
VT+ —VT-	Hysteresis RESET				0.5		1.5	V
VT+ —VT-	Hysteresis XIN				0.1		0.3	V
IIH		P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, P60-P67, P70-P77, P80-P83, P4OUTCUT, P6OUTCUT, XIN, RESET, MD0, MD1	Vi = 5.0 V				5	μΑ
liL .	,	P10-P17, P20-P27, P40-P47, P51-P53, P55-P57, P60-P67, P70-P77, P80-P83, P40UTcut, P6OUTcut, XIN, RESET, MD0, MD1	Vi = 0 V				-5	μΑ
VRAM	RAM hold voltage		When clock is s	stoped.	2			V
Icc	Power source current		Output-only pins are open, and the other pins are con- nected to Vss or	CPU is active.		25	50	mA
			Vcc. An external square-waveform clock is input. (Pin Χουτ is open.) The	clock is inactive.			1	μA
			PLL frequency multiplier is inac- tive.	Ta = 85 °C when			20	





16-BIT CMOS MICROCOMPUTER

A-D CONVERTER CHARACTERISTICS

(Vcc = AVcc = 5 V \pm 0.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

	5 .	Devenuelas Test conditions			Limits		
Symbol	Parameter Test conditions		st conditions	Min.	Тур.	Max.	Unit
	Resolution	VREF = VCC	A-D converter			10	Bits
			Comparator			1 VREF	\ \
	— Absolute accuracy VREF = VCC	10-bit resolution mode			± 3	LSB	
		VREF = VCC	8-bit resolution mode			± 2	LSB
			Comparater			± 40	mV
RLADDER	Ladder resistance	VREF = VCC		5			kΩ
			10-bit resolution mode	5.9			
tCONV	Conversion time	f(fsys) ≤ 20 MHz	8-bit resolution mode	2.45 (Note)			μs
			Comparater	0.7 (Note)			
VREF	Reference voltage		•	2.7		Vcc	V
VIA	Analog input voltage			0		VREF	V

Note: This is applied when A-D conversion freguency $(\phi AD) = f1 (\phi)$.

D-A CONVERTER CHARACTERISTICS

(VCC = 5 V, VSS = AVSS = 0 V, VREF = 5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		1.126		
			Min.	Тур.	Max.	Unit
	Resolution				8	Bits
	Absolute accuracy				± 1.0	%
tsu	Set time				3	μs
Ro	Output resistance		2	3.5	4.5	kΩ
IVREF	Reference power source input current	(Note)			3.2	mA

Note: The test conditions are as follows:

- One D-A converter is used.
- The D-A register value of the unused D-A converter is "0016."
- The reference power source input current for the ladder resistance of the A-D converter is excluded.

RESET INPUT

Reset input timing requirements (Vcc = 5 V \pm 0.5 V, Vss = 0V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	December	Limits				
	Parameter	Min.	Тур.	Max.	Unit	
tw(RESETL)	RESET input low-level pulse width	10			μs	







16-BIT CMOS MICROCOMPUTER

PERIPHERAL DEVICE INPUT/OUTPUT TIMING

(Vcc = 5 V±0.5 V, Vss = 0 V, Ta = -20 to 85 °C, f(fsys) = 20 MHz unless otherwise noted)

* For limits depending on f(fsys), their calculation formulas are shown below. Also, the values at f(fsys) = 20 MHz are shown in ().

Timer A input (Count input in event counter mode)

Symbol	Parameter	Lim	1.116	
		Min.	Max.	Unit
tc(TA)	TAilN input cycle time	80		ns
tw(TAH)	TAil input high-level pulse width	40		ns
tw(TAL)	TAin input low-level pulse width	40		ns

Timer A input (Gating input in timer mode)

Cumbal	Symbol Parameter -		Lin	Linit	
Symbol			Min.	Max.	Unit
tc(TA)	TAil input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{\text{f(fsys)}} (800)$		ns
tw(TAH)	TAin input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns
tw(TAL)	TAilN input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns

Note : The TAilN input cycle time requires 4 or more cycles of a count source. The TAilN input high-level pulse width and the TAilN input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at f(fsys) ≤ 20 MHz.

Timer A input (External trigger input in one-shot pulse mode)

O and a l	Parameter		Lin	11-2	
Symbol			Min.	Max.	Unit
tc(TA)	TAilN input cycle time	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns
tw(TAH)	TAilN input high-level pulse width		80		ns
tw(TAL)	TAilN input low-level pulse width		80		ns

Timer A input (External trigger input in pulse width modulation mode)

Symbol	Devembles		Limits		
	Parameter	Min.	Max.	Unit	
tw(TAH)	TAilN input high-level pulse width	80		ns	
tw(TAL)	TAin input low-level pulse width	80		ns	

Timer A input (Up-down input and Count input in event counter mode)

Symbol	Parameter	Lim	1.1	
		Min.	Max.	Unit
tc(UP)	TAiout input cycle time	2000		ns
tw(UPH)	TAiout input high-level pulse width	1000		ns
tw(UPL)	TAiout input low-level pulse width	1000		ns
tsu(UP-Tin)	TAiout input setup time	400		ns
th(TIN-UP)	TAIOUT input hold time	400		ns






16-BIT CMOS MICROCOMPUTER


Timer A input (Two-phase pulse input in event counter mode)

Oh. al	December		Limits		
Symbol	Parameter	Min.	Max.	Unit	
tc(TA)	TAjın input cycle time	800		ns	
tsu(TAjIN-TAjOUT)	TAjın input setup time 200				
tsu(TAjout-TAjin)	TAjouT input setup time 200				


- Gating input in timer mode
- Count input in event counter mode
- External trigger input in one-shot pulse mode
- External trigger input in pulse width modulation mode



• Up-down and Count input in event counter mode



• Two-phase pulse input in event counter mode



Test conditions

- Vcc = $5 \text{ V} \pm 0.5 \text{ V}$, Ta = $-20 \text{ to } 85 \text{ }^{\circ}\text{C}$
- Input timing voltage: VIL = 1.0 V, VIH = 4.0 V





Timer B input (Count input in event counter mode)

Courselle ad	Parameter	Lin	l lait				
Symbol		Min.	Max.	Unit			
tc(TB)	TBilN input cycle time (one edge count) 80						
tw(TBH)	TBilN input high-level pulse width (one edge count) 40						
tw(TBL)	TBiln input low-level pulse width (one edge count) 40						
tc(TB)	TBiln input cycle time (both edge count) 160						
tw(TBH)	TBilN input high-level pulse width (both edge count)	80		ns			
tw(TBL)	TBilN input low-level pulse width (both edge count)						

Timer B input (Pulse period measurement mode)

Cumbal	Parameter		Lin	l lmit	
Symbol			Min.	Max.	Unit
tc(TB)	TBilN input cycle time	f(fsys) ≤ 20 MHz	$\frac{16 \times 10^9}{\text{f(fsys)}} (800)$		ns
tw(TBH)	TBilN input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns
tw(TBL)	TBilN input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns

Note: The TBiln input cycle time requires 4 or more cycles of a count source. The TBiln input high-level pulse width and the TBiln input low-level pulse width respectively require 2 or more cycles of a count source. The limits in this table are applied when the count source = f2 at $f(fsys) \le 20$ MHz.

Timer B input (Pulse width measurement mode)

O make at	Parameter		Lin	1.1	
Symbol			Min.	Max.	Unit
tc(TB)	TBilN input cycle time	f(fsys) ≤ 20 MHz	$\frac{16\times10^9}{\text{f(fsys)}} (800)$		ns
tw(TBH)	TBilN input high-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns
tw(TBL)	TBilN input low-level pulse width	f(fsys) ≤ 20 MHz	$\frac{8 \times 10^9}{\text{f(fsys)}} (400)$		ns

Note: The TBiIN input cycle time requires 4 or more cycles of a count source. The TBiIN input high-level pulse width and the TBiIN input low-level pulse width $respectively \ require \ 2 \ or \ more \ cycles \ of \ a \ count \ source. \ The \ limits \ in this \ table \ are \ applied \ when \ the \ count \ source = f2 \ at \ f(f_{Sys}) \le 20 \ MHz.$

Serial I/O

Symbol	Parameter		Limits			
			Max.	Unit		
tc(CK)	CLKi input cycle time 200					
tw(CKH)	CLKi input high-level pulse width 100					
tw(CKL)	CLKi input low-level pulse width 100					
td(C-Q)	TxDi output delay time 80					
th(C-Q)	TxDi hold time 0					
tsu(D-C)	RxDi input setup time 20					
th(C-D)	RxDi input hold time 90					






16-BIT CMOS MICROCOMPUTER

External interrupt (INTi) input

Country and	Parameter		Limits		
Symbol			Max.	Unit	
tw(INH)	INTi input high-level pulse width				
tw(INL)	INTi input low-level pulse width 250				



Test conditions

• Vcc = 5 V \pm 0.5 V, Ta = -20 to 85 °C

Input timing voltage : VIL = 1.0 V, VIH = 4.0 V
Output timing voltage : VOL = 0.8 V, VOH = 2.0 V, CL = 50 pF



16-BIT CMOS MICROCOMPUTER

External clock input

Timing Requirements (VCC = 5 V \pm 0.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

O made at	Parameter	Liı	Limits		
Symbol		Min.	Max.	Unit	
tc	External clock input cycle time 50				
tw(half)	External clock input pulse width with half input-voltage	0.45 tc	0.55 tc	ns	
tw(H)	External clock input high-level pulse width 0.5 tc - 8				
tw(L)	External clock input low-level pulse width	0.5 tc - 8		ns	
tr	External clock input rise time		8	ns	
tf	External clock input fall time 8				

External clock input



Test conditions

• Vcc = 5 V \pm 0.5 V, Ta = -20 to 85 °C • Input timing voltage : VIL = 1.0 V, VIH = 4.0 V ($t_{w(H)}$, $t_{w(L)}$, t_r , t_f)


• Output timing voltage : 2.5 V (tc, tw(half))




PACKAGE OUTLINE



Plastic 64pin 14X14mm body QFP



64P4B MMP Plastic 64pin 750mil SDIP







16-BIT CMOS MICROCOMPUTER

Keep safety first in your circuit designs!

Mitsubishi Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any
- Intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

 Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

 All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Mitsubishi Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for the latest product information before purchasing a product listed herein.

 The information described here may contain technical inaccuracies or typographical errors. Mitsubishi Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
- inaccuracies or errors.
- inaccuracies or errors.
 Please also pay attention to information published by Mitsubishi Electric Corporation by various means, including the Mitsubishi Semiconductor home page (http://www.mitsubishichips.com).
 When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubishi Electric Corporation assmiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.

 The prior written approval of Mitsubishi Electric Corporation is necessary to reprint or reproduce in whole or in part these materials.
- If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination
- y diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 ase contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein



REVISION HISTORY M37905F8CFP, M37905F8CSP DATASHEET

Rev.	Date		Description
		Page	Summary
1.0	5/28/01	_	First Edition