

Programmable Timing Control Hub™ for P4™

Recommended Application:

CK-408 clock for Brookdale chipset.

Output Features:

- 3 Pairs of differential CPU clocks @ 3.3V
- 3 3V66 @ 3.3V
- 9 PCI @ 3.3V
- 2 48MHz @ 3.3V fixed
- 1 VCH/3V66 @ 3.3V, 48MHz or 66MHz
- 1 REF @ 3.3V, 14.318MHz


Features/Benefits:

- Programmable output frequency.
- · Programmable output divider ratios.
- Programmable output rise/fall time.
- Programmable output skew.
- Programmable spread percentage for EMI control.
- Watchdog timer technology to reset system if system malfunctions.
- Programmable watch dog safe frequency.
- Support I²C Index read/write and block read/write operations.
- Uses external 14.318MHz crystal.

Key Specifications:

- CPU Output Jitter <150ps
- 3V66 Output Jitter <250ps
- CPU Output Skew <100ps


Pin Configuration



48-Pin 300-mil SSOP

- 1. These outputs have 2X drive strength.
- Internal Pull-up resistor of 120K to VDD
- ** these inputs have 120K internal pull-down to GND

Block Diagram



Frequency Table

FS4	FS3	FS2	FS1	FS0	CPUCLK MHz	3V66 MHz	PCICLK MHz
0	0	0	0	1	100.00	66.67	33.33
1	0	0	0	1	133.33	66.67	33.33
1	1	1	1	0	66.67	66.67	33.34
1	1	1	1	1	200.00	66.67	33.33

For additional frequency selections please refer to Byte 0.

Power Groups

VDDA = Analog Core PLL VDDREF = REF, Xtal AVDD48 = 48MHz



General Description

The ICS950202 is a single chip clock solution for desktop designs using the Intel Brookdale chipset with PC133 or DDR memory. It provides all necessary clock signals for such a system.

The ICS950202 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). This part incorporates ICS's newest clock technology which offers more robust features and functionality. Employing the use of a serially programmable I²C interface, this device can adjust the output clocks by configuring the frequency setting, the output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each individual output clock. M/N control can configure output frequency with resolution up to 0.1MHz increment.

Pin Description

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1, 7, 13, 18, 30, 41, 45	VDD	PWR	3.3V power supply.
2	X1	IN	Crystal input, has internal load cap (33pF) and feedback resistor from X2.
3	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (33pF).
4, 8, 14, 19, 25, 29, 32, 36, 42	GND	PWR	Ground pins for 3.3V supply.
22, 21, 20	3V66 (3:1)	OUT	3.3V Fixed 66MHz clock outputs for HUB.
_	PCICLK7	OUT	3.3V PCI clock output
5	FS0	IN	Logic input frequency select bit. Input latched at power on.
	PCICLK8	OUT	3.3V PCI clock output.
6	FS1	IN	Logic input frequency select bit. Input latched at power on.
	WDEN	IN	Hardware enable of watch dog circuit. Enabled when latched high.
9	PCICLK0	OUT	3.3V PCI clock output.
17, 16, 15, 12, 11, 10	PCICLK (6:1)	OUT	3.3V PCI clock outputs.
23	RESET#	OUT	Real time system reset signal for frequency value or watchdog timmer timeout. This signal is active low.
24	VDDA	PWR	Analog power 3.3V.
	Vtt_PWRGD#	IN	This 3.3V LVTTL input is a level sensitive strobe used to determine when FS (4:0) inputs are valid and are ready to be sampled (active high).
26	PD#	IN	Asynchronous active low input pin used to power down the device into a low power state. The internal clocks are disabled and the VCO and the crystal are stopped. The latency of the power down will not be greater than 3ms.
28	SCLK	IN	Clock pin for I ² C circuitry 5V tolerant.
27	SDATA	I/O	Data pin for PC circuitry 5V tolerant.
31	3V66_0/VCH_CLK	OUT	3.3V output selectable through FC to be 66MHz from internal VCO or 48MHz (non-SSC).
	FS4	IN	Logic input frequency select bit. Input latched at power on.
33	AVDD48	PWR	Analog power 3.3V.
34	48MHz_DOT	OUT	3.3V Fixed 48MHz clock output for DOT.
35	FS3	IN	Logic input frequency select bit. Input latched at power on.
	48MHz_USB	OUT	3.3V Fixed 48MHz clock output for USB.
37	IREF	OUT	This pin establishes the reference current for the CPUCLK pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current.
38	MULTSEL0	IN	3.3V LVTTL input for selecting the current multiplier for CPU outputs
39, 43, 46	CPUCLKC (2:0)	OUT	"Complementory" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias.
40, 44, 47	CPUCLKT (2:0)	OUT	"True" clocks of differential pair CPU outputs. These are current outputs and external resistors are required for voltage bias.
40	FS2	IN	Logic input frequency select bit. Input latched at power on.
48	REF	OUT	3.3V, 14.318MHz reference clock output.

Maximum Allowed Current

	Max 3.3V supply consumption Max discrete cap loads, Vdd = 3.465V All static inputs = Vdd or GND
Powerdown Mode (PWRDWN# = 0)	40mA
Full Active	360mA

Host Swing Select Functions

MULTISEL0	Board Target Trace/Term Z	Reference R, Iref = V _{DD} /(3*Rr)	Output Current	Voh @ Z
0	50 ohms	Rr = 221 1%, Iref = 5.00mA	loh = 4* I REF	1.0V @ 50
1	50 ohms	Rr = 475 1%, Iref = 2.32mA	loh = 6* I REF	0.7V @ 50



General I²C serial interface information

How to Write:

- · Controller (host) sends a start bit.
- Controller (host) sends the write address D2_(H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) sends the data byte count = X
- ICS clock will acknowledge
- Controller (host) starts sending Byte N through Byte N + X -1 (see Note 2)
- ICS clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

In	Index Block Write Operation						
Coi	ntroller (Host)	ICS (Slave/Receiver)					
T	starT bit						
Slav	e Address D2 _(H)						
WR	WRite						
			ACK				
Beg	inning Byte = N						
			ACK				
Data	Byte Count = X						
			ACK				
Begir	nning Byte N						
			ACK				
	0	ţe					
	0	X Byte	0				
	0	0					
		0					
Byte	e N + X - 1						
			ACK				
Р	stoP bit						

How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the write address D2 (H)
- ICS clock will acknowledge
- Controller (host) sends the begining byte location = N
- ICS clock will acknowledge
- Controller (host) will send a separate start bit.
- Controller (host) sends the read address D3 (H)
- ICS clock will acknowledge
- ICS clock will send the data byte count = X
- ICS clock sends Byte N + X -1
- ICS clock sends Byte 0 through byte X (if X_(H) was written to byte 8).
- Controller (host) will need to acknowledge each byte
- · Controllor (host) will send a not acknowledge bit
- Controller (host) will send a stop bit

Index Block Read Operation						
Cor	troller (Host)	IC	S (Slave/Receiver)			
Τ	starT bit					
Slave	e Address D2 _(H)					
WR	WRite					
			ACK			
Begi	nning Byte = N					
	-		ACK			
RT	Repeat starT					
Slave	e Address D3 _(H)					
RD	ReaD					
			ACK			
		Data Byte Count = X				
	ACK					
			Beginning Byte N			
	ACK					
		ţe	0			
	0	X Byte	0			
	0	×	0			
	0					
			Byte N + X - 1			
N	Not acknowledge					
Р	stoP bit					

^{*}See notes on the following page.



Byte 0: Functionality and frequency select register (Default=0)

Bit						D	escription	1		PWD
	Bit2	Bit7	Bit6	Bit5	Bit4	CPUCLK	3V66	PCICLK	Spread %	
	FS4	FS3	FS2	FS1	FS0	MHz	MHz	MHz	Spread /0	
	0	0	0	0	0	100.90	67.27	33.63	+/-0.35% center spread	
	0	0	0	0	1	100.00	66.67	33.33	0 to -0.6% down spread	
	0	0	0	1	0	103.00	68.67	34.33	+/-0.35% center spread	
	0	0	0	1	1	105.00	70.00	35.00	+/-0.35% center spread	
	0	0	1	0	0	107.00	71.33	35.67	+/-0.35% center spread	
	0	0	1	0	1	109.00	72.67	36.33	+/-0.35% center spread	
	0	0	1	1	0	111.00	74.00	37.00	+/-0.35% center spread	
	0	0	1	1	1	114.00	76.00	38.00	+/-0.35% center spread	
	0	1	0	0	0	117.00	78.00	39.00	+/-0.35% center spread	
	0	1	0	0	1	120.00	80.00	40.00	+/-0.35% center spread	
	0	1	0	1	0	127.00	84.67	42.33	+/-0.35% center spread	
	0	1	0	1	1	130.00	86.67	43.33	+/-0.35% center spread	
	0	1	1	0	0	133.33	88.89	44.44	+/-0.35% center spread	
	0	1	1	0	1	170.00	56.67	28.33	+/-0.35% center spread	
Bit	0	1	1	1	0	180.00	60.00	30.00	+/-0.35% center spread	Note 1
(2,7:4)	0	1	1	1	1	190.00	63.33	31.67	+/-0.35% center spread	
	1	0	0	0	0	133.90	66.95	33.48	+/-0.35% center spread	
	1	0	0	0	1	133.33	66.67	33.33	0 to -0.6% down spread	
	1	0	0	1	0	120.00	60.00	30.00	+/-0.35% center spread	
	1	0	0	1	1	125.00	62.50	31.25	+/-0.35% center spread	
	1	0	1	0	0	134.90	67.45	33.73	+/-0.35% center spread	
	1	0	1	0	1	137.00	68.50	34.25	+/-0.35% center spread	
	1	0	1	1	0	139.00	69.50	34.75	+/-0.35% center spread	
	1	0	1	1	1	141.00	70.50	35.25	+/-0.35% center spread	
	1	1	0	0	0	143.00	71.50	35.75	+/-0.35% center spread	
	1	1	0	0	1	145.00	72.50	36.25	+/-0.35% center spread	
	1	1	0	1	0	150.00	75.00	37.5	+/-0.35% center spread	
	1	1	0	1	1	155.00	77.50	38.75	+/-0.35% center spread	
	1	1	1	0	0	160.00	80.00	40.00	+/-0.35% center spread	
	1	1	1	0	1	170.00	85.00	42.50	+/-0.35% center spread	
	1	1	1	1	0	66.67	66.67	33.34	0 to -0.6% down spread	1
	1	1	1	1	1	200.00	66.67	33.33	0 to -0.6% down spread	
Bit 3	0 - Frequency is selected by hardware select, latched inputs 1 - Frequency is selected by Bit 2,7:4							0		
Bit 1	0 - N	0 - Normal 1 - Spread spectrum enable								1
Bit 0	0 - V	Vatch o	log saf	e freq	uency	will be sele will be prog			pit (4:0)	0

Notes:

1. Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.

Byte 1: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit7	40, 39	1	CPUT/C2
Bit6	44, 43	1	CPUT/C1
Bit5	47, 46	1	CPUT/C0
Bit4		Χ	FS4 Read back
Bit3	-	Χ	FS3 Read back
Bit2	-	Χ	FS2 Read back
Bit1		Χ	FS1 Read back
Bit0	-	Χ	FS0 Read back

Byte 2: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit7	-	Х	MULTSEL (Read back)
Bit6	17	1	PCICLK_6
Bit5	16	1	PCICLK_5
Bit4	15	1	PCICLK_4
Bit3	12	1	PCICLK_3
Bit2	11	1	PCICLK_2
Bit1	10	1	PCICLK_1
Bit0	9	1	PCICLK_0

Byte 3: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit7	34	1	48MHZ_DOT
Bit6	35	1	48MHz_USB
Bit5	-	1	Reset gear shift detect 1 = Enable, 0 = Disable
Bit4	-	X	Reserved
Bit3	31	0	3V66_0/VCH_CLK, (default) = 66.66MHz, 1=48MHz
Bit2	-	Χ	Reserved
Bit1	6	1	PCICLK8
Bit0	5	1	PCICLK7

Byte 4: Output Control Register (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	-	Х	Reserved
Bit 6	-	X	Reserved
Bit 5	-	X	Reserved
Bit 4	31	1	3V66_0/VCH_CLK
Bit 3	-	X	Reserved
Bit 2	22	1	3V66_3
Bit 1	21	1	3V66_2
Bit 0	20	1	3V66_1

Notes:

- 1. PWD = Power on Default
- 2. For disabled clocks, they stop low for single ended clocks. Differential CPU clocks stop with CPUCLKT at high, CPUCLKC off, and external resistor termination will bring CPUCLKC low.



Byte 5: Programming Edge Rate (1 = enable, 0 = disable)

Bit	Pin#	PWD	Description
Bit 7	Χ	0	(Reserved)
Bit 6	Χ	0	(Reserved)
Bit 5	Χ	0	(Reserved)
Bit 4	Χ	0	(Reserved)
Bit 3	Χ	0	(Reserved)
Bit 2	Χ	0	(Reserved)
Bit 1	Χ	0	(Reserved)
Bit 0	Χ	0	(Reserved)

Byte 6: Vendor ID Register (1 = enable, 0 = disable)

Bit	Name	PWD	Description
Bit 7	Revision ID Bit3	Х	
Bit 6	Revision ID Bit2	Х	Revision ID values will be based on individual device's revision
Bit 5	Revision ID Bit1	Х	Revision iD values will be based on individual device's revision
Bit 4	Revision ID Bit0	Х	
Bit 3	Vendor ID Bit3	0	(Reserved)
Bit 2	Vendor ID Bit2	0	(Reserved)
Bit 1	Vendor ID Bit1	0	(Reserved)
Bit 0	Vendor ID Bit0	1	(Reserved)

Byte 7: Revision ID and Device ID Register

Bit	Name	PWD	Description
Bit 7	Device ID7	0	
Bit 6	Device ID6	0	
Bit 5	Device ID5	1	
Bit 4	Device ID4	0	Device ID values will be based on individual device "22H" in this case.
Bit 3	Device ID3	0	ZZH IITUIS Case.
Bit 2	Device ID2	0	
Bit 1	Device ID1	1	
Bit 0	Device ID0	0	

Byte 8: Byte Count Read Back Register

Bit	Name	PWD	Description
Bit 7	Byte7	0	
Bit 6	Byte6	0	
Bit 5	Byte5	0	Niete Mitten to the manifestance ill and forces by the account and beautiful.
Bit 4	Byte4	0	Note: Writing to this register will configure byte count and how many bytes will be read back, default is $OF_H = 15$ bytes.
Bit 3	Byte3	1	Thany bytes will be read back, delault is $OF_H = 15$ bytes.
Bit 2	Byte2	1	
Bit 1	Byte1	1	
Bit 0	Byte0	1	



Byte 9: Watchdog	Timer	Count	Register
------------------	-------	-------	----------

Bit	Name	PWD	Description
Bit 7	WD7	0	
Bit 6	WD6	0	
Bit 5	WD5	0	The decimal representation of these 8 bits correspond to X •
Bit 4	WD4	0	290ms the watchdog timer will wait before it goes to alarm mode
Bit 3	WD3	1	and reset the frequency to the safe setting. Default at power up is
Bit 2	WD2	0	8 • 290ms = 2.3 seconds.
Bit 1	WD1	0	
Bit 0	WD0	0	

Byte 10: Programming Enable bit 8 Watchdog Control Register

Bit	Name	PWD	Description	
Bit 7	Program Enable	0	Programming Enable bit 0 = no programming. Frequencies are selected by HW latches or Byte0 1 = enable all PC programing.	
Bit 6	WD Enable	0	Watchdog Enable bit. This bit will over write WDEN latched value. 0 = disable, 1 = Enable.	
Bit 5	WD Alarm	0	Watchdog Alarm Status 0 = normal 1= alarm status	
Bit 4	SF4	0		
Bit 3	SF3	1	Wetchdon acts from any bits. Writing to those bits will configure the acts	
Bit 2	SF2	0	Watchdog safe frequency bits. Writing to these bits will configure the sa	
Bit 1	SF1	0	frequency corrsponding to Byte 0 Bit 2, 7:4 table	
Bit 0	SF0	0		

Byte 11: VCO Frequency M Divider (Reference divider) Control Register

Bit	Name	PWD	Description	
Bit 7	Ndiv 8	Х	N divider bit 8	
Bit 6	Mdiv 6	Х		
Bit 5	Mdiv 5	Х		
Bit 4	Mdiv 4	Х	The decimal respresentation of Mdiv (6:0) corresposd to the	
Bit 3	Mdiv 3	Х	reference divider value. Default at power up is equal to th	
Bit 2	Mdiv 2	Х	latched inputs selection.	
Bit 1	Mdiv 1	Х		
Bit 0	Mdiv 0	Х		

Byte 12: VCO Frequency N Divider (VCO divider) Control Register

Bit	Name	PWD	Description
Bit 7	Ndiv 7	X	
Bit 6	Ndiv 6	Х	
Bit 5	Ndiv 5	X	The decimal representation of Ndiv (8:0) correspond to the
Bit 4	Ndiv 4	X	VCO divider value. Default at power up is equal to the
Bit 3	Ndiv 3	Х	latched inputs selecton. Notice Ndiv 8 is located in Byte 11.
Bit 2	Ndiv 2	Х	
Bit 1	Ndiv 1	Х	
Bit 0	Ndiv 0	Х	

Byte 13: Spread Spectrum Control Register

Bit	Name	PWD	Description
Bit 7	SS 7	Χ	
Bit 6	SS 6	Χ	TI 0 10 (400) 1:: "II II II
Bit 5	SS 5	Χ	The Spread Spectrum (12:0) bit will program the spread
Bit 4	SS 4	Χ	precentage. Spread precent needs to be calculated based on the
Bit 3	SS 3	Χ	VCO frequency, spreading profile, spreading amount and spread frequency. It is recommended to use ICS software for spread
Bit 2	SS 2	Χ	programming. Default power on is latched FS divider.
Bit 1	SS 1	Χ	
Bit 0	SS 0	Χ	

Byte 14: Spread Spectrum Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	Х	Reserved
Bit 6	Reserved	Х	Reserved
Bit 5	Reserved	X	Reserved
Bit 4	SS 12	X	Spread Spectrum Bit 12
Bit 3	SS 11	X	Spread Spectrum Bit 11
Bit 2	SS 10	Х	Spread Spectrum Bit 10
Bit 1	SS 9	Х	Spread Spectrum Bit 9
Bit 0	SS 8	Х	Spread Spectrum Bit 8

Byte 15: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	CPU Div 3	0	ODITO also dell'alla conference ha conference dell'alla conference dell'
Bit 6	CPU Div 2	1	CPU 2 clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to
Bit 5	CPU Div 1	0	Table 1. Default at power up is latched FS divider.
Bit 4	CPU Div 0	0	Table 1. Delault at power up is lateried 1.6 divider.
Bit 3	CPU Div 3	0	
Bit 2	CPU Div 2	1	CPU (1:0) clock divider ratio can be configured via these 4 bits individually. For divider selection table refer
Bit 1	CPU Div 1	0	to Table 1. Default at power up is latched FS divider.
Bit 0	CPU Div 0	0	to table 1. Belauit at power up is laterica i o divider.

Byte 16: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	Div 3	0	0)/00 0 deal di idea alle anno le configuration de la libraria
Bit 6	Div 2	1	3V66_0 clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to
Bit 5	Div 1	0	Table 1. Default at power up is latched FS divider.
Bit 4	Div 0	1	Table 1. Deladit at power up is lateried 1 6 divider.
Bit 3	Div 3	0	0)(00 (0.4) sheet all the coefficients for each to
Bit 2	Div 2	1	3V66 (3:1) clock divider ratio can be configured via these 4 bits individually. For divider selection table refer
Bit 1	Div 1	0	to Table 1. Default at power up is latched FS divider.
Bit 0	Div 0	1	to table 1. Boldan at power up is lateried 1.6 divider.



Byte 17: Output Divider Control Register

Bit	Name	PWD	Description
Bit 7	3V66_INV	0	3V66_0 Phase Inversion bit
Bit 6	3V66_INV	0	3V66 (3:1) Phase Inversion bit
Bit 5	CPU_INV	0	CPU 2 Phase Inversion bit
Bit 4	CPU_INV	0	CPU (1:0) Phase Inversion bit
Bit 3	PCI Div 3	1	
Bit 2	t 2 PCI Div 2		PCI clock divider ratio can be configured via these 4 bits individually. For divider selection table refer to Table 2.
Bit 1	PCI Div 1	0	Default at power up is latched FS divider.
Bit 0	PCI Div 0	1	Boladit at power up to lateriou i e divider.

Table 1 Table 2

Div (3:2)	00	04	10	44	Div (3:2)	00	04	10	44
Div (1:0)	00	01	10	11	Div (1:0)	00	01	10	11
00	/2	/4	/8	/16	00	/4	/8	/16	/32
01	/3	/6	/12	/24	01	/3	/6	/12	/24
10	/5	/10	/20	/40	10	/5	/10	/20	/40
11	/7	/14	/28	/56	11	/9	/18	/36	/72

Byte 18: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	CPU_Skew 1	0	These 2 bits delay the CPUCLKC/T2 with respect to
Bit 6	CPU_Skew 0	0	CPUCLKC/T (1:0) 00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps
Bit 5	Reserved	0	Reserved
Bit 4	Reserved	0	Reserved
Bit 3	CPU_Skew 1	0	These 2 bits delay the CPUCLKC/T (1:0) clock with respect to CPUCLKC/T2
Bit 2	CPU_Skew 0	0	00 = 0ps 01 = 250ps 10 = 500ps 11 = 750ps
Bit 1	Reserved	0	Reserved
Bit 0	Reserved	0	Reserved

Byte 19: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	3V66_Skew 1	1	These 2 bits delay the 3V66 (3:1) with respect to CPUCLK
Bit 6	3V66_Skew 0	0	00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps
Bit 5	Reserved	0	Reserved
Bit 4	Reserved	0	Reserved
Bit 3	3V66_Skew 1	0	These 2 bits delay the 3V66_0 with respect to CPUCLK
Bit 2	3V66_Skew 0	1	00 = 0ps 01 = 250ps 10 = 500ps 11 =750ps
Bit 1	Reserved	0	Reserved
Bit 0	Reserved	0	Reserved



Byte 20: Group Skew Control Register

Bit	Name	PWD	Description
Bit 7	PCI_Skew 3	1	These 4 bits can change the CPU to PCI (6:0) skew from -0.3ns
Bit 6	PCI_Skew 2	0	1.2ns. Default at power up is 0.5ns. Each binary increment or
Bit 5	PCI_Skew 1	0	decrement of Bits (3:0) will increase or decrease the delay of the
Bit 4	PCI_Skew 0	0	PCI clocks by 100ps.
Bit 3	PCIF_Skew 3	1	These 4 bits can change the CPU to PCIF (1:0) skew from -0.6ns
Bit 2	PCIF_Skew 2	0	1.2ns. Default at power up is 0.4ns. Each binary increment or
Bit 1	PCIF_Skew 1	0	decrement of Bit (3:0) will increase or decrease the delay of the
Bit 0	PCIF_Skew 0	0	PCI clocks by 100ps.

Byte 21: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	0	Reserved
Bit 6	Reserved	0	Reserved
Bit 5	PCIF Slew 1	1	PCIF(1:0) clock slew rate control bits.
Bit 4	PCIF Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 3	3V66 (3:1)_Slew 1	1	3V66 (3:1) clock slew rate control bits.
Bit 2	3V66 (3:1)_Slew 1	0	01 = strong: 11 = normal; 10 = weak
Bit 1	3V66_0_Slew 1	1	3V66_0 clock slew rate control bits.
Bit 0	3V66_0_Slew 0	0	01 = strong: 11 = normal; 10 = weak

Byte 22: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	REF Slew 1	1	REF clock slew rate control bits.
Bit 6	REF Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 5	PCI (6:4) Slew 1	1	PCI (6:4) clock slew rate control bits.
Bit 4	PCI (6:4) Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 3	PCI (3:1) Slew 1	1	PCI (3:1) clock slew rate control bits.
Bit 2	PCI (3:1) Slew 0	0	01 = strong: 11 = normal; 10 = weak
Bit 1	PCI0 Slew 1	1	PCI0 clock slew rate control bits.
Bit 0	PCI0 Slew 0	0	01 = strong: 11 = normal; 10 = weak

Byte 23: Slew Rate Control Register

Bit	Name	PWD	Description
Bit 7	Reserved	X	Reserved
Bit 6	Reserved	X	Reserved
Bit 5	VCH Slew 1	1	VCH clock slew rate control bits.
Bit 4	VCH Slew 0	0	01 = strong: 11 = normal; 10 = weakk
Bit 3	48USB Slew 1	1	48USB clock slew rate control bits.
Bit 2	48USB Slew 0	0	01 = strong: 11 = normal; 10 = weakk
Bit 1	48DOT Slew 1	1	48DOT clock slew rate control bits.
Bit 0	48DOT Slew 0	0	01 = strong: 11 = normal; 10 = weak



Absolute Maximum Ratings

Logic Inputs GND –0.5 V to V_{DD} +0.5 V

Ambient Operating Temperature $\dots 0^{\circ}$ C to $+70^{\circ}$ C

 $Case \, Temperature \, \dots \, 115^{\circ}C$

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Electrical Characteristics - Input/Supply/Common Output Parameters

 $T_A = 0 - 70C$; Supply Voltage $V_{DD} = 3.3 \text{ V} + 5\%$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	V_{IH}	\wedge $\langle \rightleftharpoons \rangle$	2		$V_{DD} + 0.3$	V
Input Low Voltage	V_{IL}		V_{SS} -0.3	77	8.0	V
Input High Current	I _{IH}	$V_{IN} = V_{DD}$	-5		5	m A
Input Low Current	I _{IL1}	V _{IN} = 0 V; Inputs with no pull-up resistors	-5			m A
Input Low Current	I _{IL2}	V _{IN} = 0 V; Inputs with pull-up resistors	-200			m A
Operating	. ((C _L = 0 pF; Select @ 66M	>		100	m A
Supply Current	I _{DD3.3OP}	C _L = Full load			360	m A
Power Down	(0)	IREF=2.32			25	m A
Supply Current	IDD3.3PD	IREF= 5mA			45	m A
Input frequency	Ei	$V_{DD} = 3.3 \text{ V};$		14.318		MHz
Pin Inductance	L _{pin}				7	nΗ
	C _{IN}	Logic Inputs		^	5	pF
Input Capacitance ¹	C _{out}	Out put pin capacitance			6	pF
	C _{INX}	X1 & X2 pins	27	36	45	pF
Transition Time ¹	T_{trans}	To 1st crossing of target Freq.			3	mЅ
Settling Time ¹	// T _s	From 1st crossing to 1% target Freq.			3	m S
Clk Stabilization ¹	T _{STAB}	From V _{DD} = 3.3 V to 1% target Freq.			3	m S
Delay	t _{PZH} ,t _{PZH}	output enable delay (all outputs)	/ 1		10	nS
Delay	t _{PLZ} ,t _{PZH}	output disable delay (all outputs)	1		10	nS

¹Guarenteed by design, not 100% tested in production.

Electrical Characteristics - CPUCLK

 $T_A = 0 - 70^{\circ} \text{ C}$; $V_{DD} = 3.3 \text{ V} + /-5\%$; (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Current Source	Z _O	$V_O = V_X$	3000	$\langle \langle \rangle \rangle$		Ω
Output Impedance	20	ν ₀ – ν _χ	3000			22
Output High Voltage	V_{OH}	V _R = 475W +1%; IREF = 2.32mA; I _{OH} = 6*IREF		0.71	1.2	V
Output High Current	I _{OH}	$v_R = 475W + 1\%$, IREF = 2.32IIIA, $i_{OH} = 6$ IREF		-13.92		m A
Rise Time ¹	t _r	$V_{OL} = 20\%, V_{OH} = 80\%$	175		700	ps
Differential Crossover	V _x	Note 3	45	50	55	%
Voltage ¹	VX	Note 3	45	30	55	/0
Duty Cycle ¹	d _t	$V_T = 50\%$	45	51	55	%
Skew ¹ , CPU to CPU	t _{sk}	$V_T = 50\%$			100	ps
Jitter, Cycle-to-cycle ¹	t _{jcyc-cyc}	$V_T = V_X$			150	ps

Notes:

1 - Guaranteed by design, not 100% tested in production.

Electrical Characteristics - PCICLK

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10-30 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F0 ¹			33.33		MHz
Output Impedance	R _{DSN1} ¹	$V_{O} = V_{DD}^{*}(0.5)$	12		55	Ω
Output High Voltage	V _{OH1}	I _{OH} = -1 m A	2.4			V
Output Low Voltage	V _{OL1}	I _{OL} = 1 mA			0.55	V
Output High Current	I _{OH1}	VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V	-33		-33	m A
Output Low Current	I _{OL1}	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	m A
Rise Time	t _{r1} 1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		2	ns
Fall Time) t _{f1} 1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		2	ns
Duty Cycle	d _{t1} ¹	V _T = 1.5 V	45		55	%
Skew	t _{sk1} 1	V _T = 1.5 V			500	ps
Jitter	t _{jcyc-cyc} 1	$V_T = 1.5 \text{ V}$			250	ps

¹Guarenteed by design, not 100% tested in production.



Electrical Characteristics - 3V66

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V} + /-5\%$; $C_1 = 10-30 \text{ pF}$ (unless otherwise stated)

- A C . CC, 100 C.C	· // • /• , • L	pr (amore carermore cated)		/ /		
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F _{O1}			66.66		MHz
Output Impedance	R _{DSP1} ¹	$V_{O} = V_{DD}^{*}(0.5)$	(12/		55	Ω
Output High Voltage	V _{OH1}	I _{OH} = -1 m A	2.4	7		V
Output Low Voltage	V _{OL1}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I _{OH1}	VOH @ MIN = 1.0 V, VOH @ MAX = 3.135 V	-33		-33	m A
Output Low Current	I _{OL1}	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	30		38	m A
Rise Time	t _{r1} (<	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		2	ns
Fall Time	t ₁₁	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		2	ns
Duty Cycle	d ₁₁ 1	$V_T = 1.5 \text{ V}$	45		55	%
Skew	t _{sk1} 1	$V_T = 1.5 \text{ V}$			500	ps
Jitter	tjcyc-cyc ¹	$V_T = 1.5 \text{ V}$			250	ps

¹Guarenteed by design, not 100% tested in production.

Electrical Characteristics - VCH, 48MHz DOT, 48MHz, USB T_A = 0 - 70C; V_{DD} = 3.3 V +/-5%; C_L = 10-30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F_0^1	$V_{O} = V_{DD}^{*}(0.5)$		48		MHz
Output Impedance	R _{DSN1} ¹	$V_{\rm O} = V_{\rm DD}^*(0.5)$	12		55	Ω
Output High Voltage	V _{OH1}	I _{OH} = -1 mA	2.4			V
Output Low Voltage	V_{OL1}	I _{OL} = 1 mA			0.55	V
Output High Current	I _{OH1}	VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V	-29		-23	mA
Output Low Current	I _{OL1}	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	29		27	mA
48DOT Rise Time	t _{r1} 1	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	0.5		1	ns
48DOT Fall Time	t _{f1} 1	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	0.5		1	ns
VCH 48 USB Rise Time	t _r ¹	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	1		2	ns
VCH 48 USB Fall Time	tf ¹	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	1		2	ns
48 DOT to 48 USB Skew	tskew ¹	VT=1.5V			1	ns
Duty Cycle	d_{t1}^{1}	$V_T = 1.5 \text{ V}$	45		55	%
Jitter	t _{jcyc-cyc} 1	$V_T = 1.5 \text{ V}$			350	ps

¹Guarenteed by design, not 100% tested in production.



Electrical Characteristics - REF

 $T_A = 0 - 70C$; $V_{DD} = 3.3 \text{ V +/-5\%}$; $C_L = 10-20 \text{ pF}$ (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Frequency	F _{O1}			$\langle \rangle \rangle$		MHz
Output Impedance	R _{DSP1} ¹	$V_{O} = V_{DD}^{*}(0.5)$	20		60	Ω
Output High Voltage	V _{OH1}	$I_{OH} = -1 \text{ mA}$	2.4			V
Output Low Voltage	V _{OL1}	$I_{OL} = 1 \text{ mA}$			0.4	V
Output High Current	I _{OH1}	VOH@ MIN = 1.0 V, VOH@ MAX = 3.135 V	-29		-23	mA
Output Low Current	I _{OL1}	VOL@ MIN = 1.95 V, VOL@ MAX= 0.4	29		27	mA
Rise Time	t _{r1} ¹	$V_{OL} = 0.4 \text{ V}, V_{OH} = 2.4 \text{ V}$	1		4	ns
Fall Time	t _{f1}	$V_{OH} = 2.4 \text{ V}, V_{OL} = 0.4 \text{ V}$	1		4	ns
Duty Cycle	d _{t1}	$V_T = 1.5 \text{ V}$	45		55	%
Jitter	t _{jcyc-cyc}	$V_T = 1.5 \text{ V}$			500	ps

¹Guarenteed by design, not 100% tested in production.

Shared Pin Operation - Input/Output Pins

The I/O pins designated by (input/output) serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 5-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kilohm (10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period. Figure 1 shows a means of implementing this function when

a switch or 2 pin header is used. With no jumper is installed the pin will be pulled high. With the jumper in place the pin will be pulled low. If programmability is not necessary, than only a single resistor is necessary. The programming resistors should be located close to the series termination resistor to minimize the current loop area. It is more important to locate the series termination resistor close to the driver than the programming resistor.





Fig. 1



3V66 & PCI Phase Relationship

All 3V66 clocks are to be in pphase with each other. In the case where 3V66_1 is configured as 48MHz VCH clock, there is no defined phase relationship between 3V66_1/VCH and other 3V66 clocks. The PCI group should lag 3V66 by the standard skew described below as Tpci.



Group Skews at Common Transition Edges

GROUP	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
3V66	3V66	3V66 (5:0) pin to pin skew	0		500	ps
PCI	PCI	PCI_F (2:0) and PCI (6:0) pin to pin skew	0		500	ps
3V66 to PCI	S _{3V66-PCI}	3V66 (5:0) leads 33MHz PCI	1.5		3.5	ns


¹Guarenteed by design, not 100% tested in production.


PD# Functionality

CPU_STOP#	CPUT	CPUC	3V66	66MHz_OUT	PCICLK_F PCICLK	PCICLK	USB/DOT 48MHz
1	Normal	Normal	66MHz	66MHz_IN	66MHz_IN	66MHz_IN	48MHz
0	iref * Mult	Float	Low	Low	Low	Low	Low

PCI_STOP# - Assertion (transition from logic "1" to logic "0")

The impact of asserting the PCI_STOP# signal will be the following. All PCI[6:0] and stoppable PCI_F[2,0] clocks will latch low in their next high to low transition. The PCI_STOP# setup time tsu is 10 ns, for transitions to be recognized by the next rising edge.






CPU_STOP# - Assertion (transition from logic "1" to logic "0")


The impact of asserting the CPU_STOP# pin is all CPU outputs that are set in the I^2C configuration to be stoppable via assertion of CPU_STOP# are to be stopped after their next transition following the two CPU clock edge sampling as shown. The final state of the stopped CPU signals is CPUT=High and CPUC=Low. There is to be no change to the output drive current values. The CPUT will be driven high with a current value equal to (MULTSEL0) X (I REF), the CPUC signal will not be driven.

Assertion of CPU_STOP# Waveforms



CPU_STOP# Functionality

CPU_STOP#	СРИТ	CPUC
1	Normal	Normal
0	iref * Mult	Float



	In Millir	neters	In Inches		
SYMBOL	COMMON D	IMENSIONS	COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α	2.41	2.80	.095	.110	
A1	0.20	0.40	.008	.016	
b	0.20	0.34	.008	.0135	
С	0.13	0.25	.005	.010	
D	SEE VAR	IATIONS	SEE VARIATIONS		
E	10.03	10.68	.395	.420	
E1	7.40	7.60	.291	.299	
е	0.635 I	BASIC	0.025 BASIC		
h	0.38	0.64	.015	.025	
Ĺ	0.50	1.02	.020	.040	
N	SEE VAR	IATIONS	SEE VARIATIONS		
α	0°	8°	0°	8°	

VARIATIONS

N	Dm	ım.	D (inch)		
	MIN	MAX	MIN	MAX	
48	15.75	16.00	.620	.630	

Reference Doc.: JEDEC Publication 95, MO-118

10-0034

300 mil SSOP Package

Ordering Information

ICS950202yFT



Registered Company



For more information on Integrated Circuit Systems Inc. or any of our products please visit our web site at: http://www.icst.com