

Document Title

4Mx4 bit Dynamic RAM with Fast Page Mode

Revision History

Revision No	<u>History</u>	Draft Date	Remark
0A 0B	Initial Draft Chang working range from Vcc=1.9V~2.4V to Vcc=1.9V~2.7V, ViH=1.4V to ViH=1.6V	June 14,2002 July 31,2002	Preliminary

The attached datasheets are provided by ICSI. Integrated Circuit Solution Inc reserve the right to change the specifications and products. ICSI will answer to your questions about device. If you have any questions, please contact the ICSI offices.



Preliminary

4M x 4 (16-MBIT) DYNAMIC RAM WITH FAST PAGE MODE

FEATURES

- Fast Page Mode Access Cycle
- TTL compatible inputs and outputs
- Refresh Interval:
 - -- 2,048 cycles/32 ms
 - -- 4,096 cycles/64 ms
- Refresh Mode: RAS-Only, CAS-before-RAS (CBR), and Hidden
- JEDEC standard pinout
- Single power supply:
 1.9V 2.7V

DESCRIPTION

The ICSI 44052/44054 Series is a 4,194,304 x 4-bit high-performance CMOS Dynamic Random Access Memory. The Fast Page Mode allows 2,048 or 4,096 random accesses within a single row with access cycle time as short as 20 ns per 4-bit word.


These features make the 44052/44054 Series ideally suited for digital signal processing, and low power portable audio applications.

The 44052/44054 Series is packaged in a 26-pin 300mil SOJ and a 26 pin TSOP-2

KEY TIMING PARAMETERS

Parameter	-70	-100	Unit
RAS Access Time (trac)	70	100	ns
CAS Access Time (tcac)	20	25	ns
Column Address Access Time (taa)	35	50	ns
Fast Page Mode Cycle Time (tpc)	45	60	ns
Read/Write Cycle Time (trc)	130	180	ns

PIN CONFIGURATION 24 (26) Pin SOJ, TSOP-2



PIN DESCRIPTIONS


A0-A11	Address Inputs (4K Refresh)
A0-A10	Address Inputs (2K Refresh)
I/O0-3	Data Inputs/Outputs
WE	Write Enable
ŌĒ	Output Enable
RAS	Row Address Strobe
CAS	Column Address Strobe
Vcc	Power
GND	Ground

*A11 is NC for 2K Refresh devices.

ICSI reserves the right to make changes to its products at any time without notice in order to improve design and supply the best possible product. We assume no responsibility for any errors which may appear in this publication. © Copyright 2000, Integrated Circuit Solution Inc.



FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE

Function		RAS	CAS	WE	ŌĒ	Address tr/tc	I/O
Standby		Н	Н	Χ	Χ	Χ	High-Z
Read		L	L	Н	L	ROW/COL	Dout
Write: Word (Early Wri	te)	L	L	L	Χ	ROW/COL	Din
Read-Write		L	L	H→L	L→H	ROW/COL	Dout, Din
Hidden Refresh	Read	$L{\rightarrow}H{\rightarrow}L$	L	Н	L	ROW/COL	Dout
	Write ⁽¹⁾	$L{\rightarrow}H{\rightarrow}L$	L	L	Χ	ROW/COL	Din
RAS-Only Refresh		L	Н	X	Χ	ROW/NA	High-Z
CBR Refresh		H→L	L	Х	X	X	High-Z

Note:

1. EARLY WRITE only.



Functional Description

The IC41SV44052 and IC41LV44054 are CMOS DRAMs optimized for high-speed bandwidth, low power applications. During READ or WRITE cycles, each bit is uniquely addressed through the 11 or 12 address bits. These are entered 11 bits (A0-A10) at a time for the 2K refresh device or 12 bits (A0-A11) at a time for the 4K refresh device. The row address is latched by the Row Address Strobe (RAS). The column address is latched by the Column Address Strobe (CAS). RAS is used to latch the first nine bits and CAS is used the latter ten bits.

Memory Cycle

A memory cycle is initiated by <u>bring RAS LOW</u> and it is terminated by returning both RAS and CAS HIGH. To ensures proper device operation and data integrity any memory cycle, once initiated, must not be ended or aborted before the minimum tras time has expired. A new cycle must not be initiated until the minimum precharge time transfer has elapsed.

Read Cycle

A read cycle is initiated by the falling edge of CAS or OE, whichever occurs last, while holding WE HIGH. The column address must be held for a minimum time specified by tar. Data Out becomes valid only when trac, tar, tar, tar and toer are all satisfied. As a result, the access time is dependent on the timing relationships between these parameters.

Write Cycle

A write cycle is initiated by the falling edge of CAS and WE, whichever occurs last. The input data must be valid at or before the falling edge of CAS or WE, whichever occurs last.

Refresh Cycle

To retain data, 2,048 refresh cycles are required in each 32 ms period, or 4,096 refresh cycles are required in each 64ms period. There are two ways to refresh the memory:

- By clocking each of the 2,048 row addresses (A0 through A10) or 4096 row addresses (A0 through A11) with RAS at least once every 32 ms or 64ms respectively. Any read, write, read-modify-write or RAS-only cycle refreshes the addressed row.
- Using a CAS-before-RAS refresh cycle. CAS-before-RAS refresh is activated by the falling edge of RAS, while holding CAS LOW. In CAS-before-RAS refresh cycle, an internal 11(12)-bit counter provides the row addresses and the external address inputs are ignored.

CAS-before-RAS is a refresh-only mode and no data access or device selection is allowed. Thus, the output remains in the High-Z state during the cycle.

Power-On

After application of the Vcc supply, an initial pause of 200 µs is required followed by a minimum of eight initialization cycles (any combination of cycles containing a RAS signal).

During power-on, it is recommended that RAS track with Vcc or be held at a valid V_{IH} to avoid current surges.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters	Rating	Unit
VT	Voltage on Any Pin Relative to GND	-0.5 to +3.0	V
Vcc	Supply Voltage	-0.5 to +3.0	V
Іоит	Output Current	50	mA
Po	Power Dissipation	0.2	W
Та	Commercial Operation Temperature	-10 to +70	℃
Tstg	Storage Temperature	-55 to +125	℃

Note:

RECOMMENDED OPERATING CONDITIONS (Voltages are referenced to GND.)

Symbol	Parameter	Min.	Max.	Unit
Vcc	Supply Voltage	1.9	2.7	V
VIH	Input High Voltage	1.6	Vcc + 0.3	V
VIL	Input Low Voltage	-0.3	0.6	V
Та	Commercial Ambient Temperature	-10	70	°C

CAPACITANCE(1,2)

Symbol	Parameter	Max.	Unit
CIN1	Input Capacitance: A0-A10	5	рF
CIN2	Input Capacitance: RAS, CAS, WE, OE	7	pF
Сю	Data Input/Output Capacitance: I/O0-I/O3	7	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: T_A = 25°C, f = 1 MHz.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



ELECTRICAL CHARACTERISTICS(1)

(Recommended Operating Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition	Speed	Min.	Max.	Unit
lıL	Input Leakage Current	Any input $0V \le V_{IN} \le V_{CC}$ Other inputs not under test = $0V$		– 5	5	μA
lio	Output Leakage Current	Output is disabled (Hi-Z) 0V ≤ Vouт ≤ Vcc		– 5	5	μA
Vон	Output High Voltage Level	lон = −2.0 mA		1.6	_	V
Vol	Output Low Voltage Level	IoL = 2 mA		-	0.8	V
Icc1	Standby Current: TTL	RAS, CAS ≥ VIH		-	1	mA
Icc2	Standby Current: CMOS	$\overline{RAS}, \overline{CAS} \ge Vcc - 0.2V$			0.5	mA
lcc3	Operating Current: Random Read/Write ^(2,3,4) Average Power Supply Current	RAS, CAS, Address Cycling, trc = trc (min.)	-70 -100	_ _	60 50	mA
lcc4	Operating Current: Fast Page Mode ^(2,3,4) Average Power Supply Current	$\overline{RAS} = V_{IL}, \overline{CAS} \ge V_{IH}$ $t_{RC} = t_{RC} (min.)$	-70 -100	_ _	45 35	mA
lcc5	Refresh Current: RAS-Only ^(2,3) Average Power Supply Current	\overline{RAS} Cycling, $\overline{CAS} \ge VIH$ tRC = tRC (min.)	-70 -100	_ _	60 50	mA
Icc6	Refresh Current: CBR ^(2,3,5) Average Power Supply Current	RAS, CAS Cycling trc = trc (min.)	-70 -100	_ _	60 50	mA

Notes:

^{1.} An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycles (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.

^{2.} Dependent on cycle rates.

^{3.} Specified values are obtained with minimum cycle time and the output open.

^{4.} Column-address is changed once each Fast page cycle.

^{5.} Enables on-chip refresh and address counters.



AC CHARACTERISTICS(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			70	-1	00	
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
trc	Random READ or WRITE Cycle Time	130	_	180	_	ns
trac	Access Time from RAS(6, 7)	_	70	_	100	ns
tcac	Access Time from CAS(6, 8, 15)	_	20	_	25	ns
t AA	Access Time from Column-Address ⁽⁶⁾	_	35	_	50	ns
tras	RAS Pulse Width	70	10K	100	10K	ns
t RP	RAS Precharge Time	50	_	70	_	ns
tcas	CAS Pulse Width ⁽²³⁾	20	10K	25	10K	ns
tcp	CAS Precharge Time ⁽⁹⁾	10	_	10	_	ns
tcsH	CAS Hold Time (21)	70	_	100	_	ns
trcd	RAS to CAS Delay Time(10, 20)	20	50	25	75	ns
tasr	Row-Address Setup Time	0	_	0	_	ns
t RAH	Row-Address Hold Time	10	_	15	_	ns
tasc	Column-Address Setup Time(20)	0	_	0	_	ns
t CAH	Column-Address Hold Time(20)	15	_	20	_	ns
tar	Column-Address Hold Time (referenced to RAS)	70		100	_	ns
t rad	RAS to Column-Address Delay Time(11)	15	35	20	50	ns
t ral	Column-Address to RAS Lead Time	35	_	50	_	ns
t RPC	RAS to CAS Precharge Time	5	_	5	_	ns
trsh	RAS Hold Time	20	_	25	_	ns
tcız	CAS to Output in Low-Z ^(15, 24)	3	_	3	_	ns
tcrp	CAS to RAS Precharge Time(21)	5	_	5	_	ns
top	Output Disable Time(19, 24)	3	20	3	25	ns
toe	Output Enable Time(15, 16)	-	20	-	25	ns
toes	OE LOW to CAS HIGH Setup Time	5	_	5	_	ns
trcs	Read Command Setup Time(17, 20)	0	_	0	_	ns
t RRH	Read Command Hold Time (referenced to RAS) ⁽¹²⁾	0	_	0	_	ns
trch	Read Command Hold Time (referenced to CAS)(12, 17, 21)	0	_	0	_	ns
twch	Write Command Hold Time ⁽¹⁷⁾	10		15		ns
twcr	Write Command Hold Time (referenced to RAS)(17)	70	_	100	_	ns
twp	Write Command Pulse Width ⁽¹⁷⁾	10		15		ns
trwl	Write Command to RAS Lead Time(17)	20		25		ns
tcwl	Write Command to CAS Lead Time (17, 21)	20		25		ns
twcs	Write Command Setup Time ^(14, 17, 20)	0	_	0		ns
tour tour	Data-in Hold Time (referenced to RAS)	50	_	60	_	ns



AC CHARACTERISTICS (Continued)(1,2,3,4,5,6)

(Recommended Operating Conditions unless otherwise noted.)

			70	-1		
Symbol	Parameter	Min.	Max.	Min.	Max.	Units
t ACH	Column-Address Setup Time to CAS Precharge during WRITE Cycle	15	_	15	-	ns
tоен	OE Hold Time from WE during READ-MODIFY-WRITE cycle ⁽¹⁸⁾	20	-	25	-	ns
tos	Data-In Setup Time(15, 22)	0	_	0	_	ns
ton	Data-In Hold Time(15, 22)	15	_	20	_	ns
trwc	READ-MODIFY-WRITE Cycle Time	185	_	240	_	ns
trwd	RAS to WE Delay Time during READ-MODIFY-WRITE Cycle(14)	100	_	130	_	ns
tcwd	CAS to WE Delay Time(14, 20)	45	_	55	_	ns
t awd	Column-Address to WE Delay Time(14)	60	_	85	_	ns
tpc	Fast Page Mode READ or WRITE Cycle Time	45	_	60	_	ns
trasp	Fast Page Mode RAS Pulse Width	70	100K	100	100K	ns
t CPA	Access Time from CAS Precharge(15)	_	40	_	55	ns
t PRWC	Fast Page Mode READ WRITE Cycle Time	100	_	120	_	ns
toff	Output Buffer Turn-Off Delay from CAS or RAS (13,15,19,24)	3	15	3	15	ns
tcsr	CAS Setup Time (CBR REFRESH)(20, 25)	5	_	5	_	ns
tchr	CAS Hold Time (CBR REFRESH)(21, 25)	10	_	10	_	ns
tord	OE Setup Time prior to RAS during HIDDEN REFRESH Cycle	0	_	0	-	ns
tref	Auto Refresh Period 2,048 Cycles Auto Refresh Period 4,096 Cycles	_ _	32 64	_ _	32 64	ms ms
tτ	Transition Time (Rise or Fall)(2,3)	3	50	3	50	ns

AC TEST CONDITIONS

Output load: One TTL Load and 100 pF

Input timing reference levels: VIH = 1.6V, VIL = 0.6V

Output timing reference levels: VoH = 1.6V, VoL = 0.8V

IC41SV44052 IC41SV44054




Notes:

- 1. An initial pause of 200 µs is required after power-up followed by eight \overline{RAS} refresh cycle (\overline{RAS} -Only or CBR) before proper device operation is assured. The eight \overline{RAS} cycles wake-up should be repeated any time the tree refresh requirement is exceeded.
- 2. Viн (MIN) and Vi∟ (MAX) are reference levels for measuring timing of input signals. Transition times, are measured between Vi⊢ and Vi⊢ (or between Vi⊢ and Vi⊢) and assume to be 1 ns for all inputs.
- In addition to meeting the transition rate specification, all input signals must transit between V_IH and V_IL (or between V_IL and V_IH) in a monotonic manner.
- 4. If \overline{CAS} and $\overline{RAS} = V_{IH}$, data output is High-Z.
- 5. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 6. Measured with a load equivalent to one TTL gate and 50 pF.
- 7. Assumes that tRCD ≤ tRCD (MAX). If tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 8. Assumes that $trcd \ge trcd (MAX)$.
- 9. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, data out will be maintained from the previous cycle. To initiate a new cycle and clear the data output buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed for tcp.
- 10. Operation with the tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified tRCD (MAX) limit, access time is controlled exclusively by tCAC.
- 11. Operation within the trad (MAX) limit ensures that trad (MAX) can be met. trad (MAX) is specified as a reference point only; if trad is greater than the specified trad (MAX) limit, access time is controlled exclusively by trad.
- 12. Either trch or trrh must be satisfied for a READ cycle.
- 13. toff (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to Voh or Vol.
- 14. twcs, trwb, tawb and tcwb are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycle only. If twcs ≥ twcs (MIN), the cycle is an EARLY WRITE cycle and the data output will remain open circuit throughout the entire cycle. If trwb ≥ trwb (MIN), tawb ≥ tawb (MIN) and tcwb ≥ tcwb (MIN), the cycle is a READ-WRITE cycle and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of I/O (at access time and until CAS and RAS or OE go back to Vih) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- 15. Output parameter (I/O) is referenced to corresponding CAS input.
- 16. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, I/O goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE is not possible.
- 17. Write command is defined as WE going low.
- 18. LATE WRITE and READ-MODIFY-WRITE cycles must have both top and toeh met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The I/Os will provide the previously written data if CAS remains LOW and OE is taken back to LOW after toeh is met.
- 19. The I/Os are in open during READ cycles once top or toff occur.
- 20. Determined by falling edge of CAS.
- 21. Determined by rising edge of CAS.
- 22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. CAS must meet minimum pulse width.
- 24. The 3 ns minimum is a parameter guaranteed by design.
- 25. Enables on-chip refresh and address counters.



READ CYCLE




Note:

1. toff is referenced from rising edge of RAS or CAS, whichever occurs last.




READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE Cycles)






EARLY WRITE CYCLE (OE = DON'T CARE)






FAST PAGE MODE READ CYCLE






FAST PAGE MODE EARLY WRITE CYCLE






FAST PAGE MODE READ WRITE CYCLE (LATE WRITE AND READ-MODIFY-WRITE CYCLE)




RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)






CBR REFRESH CYCLE (Addresses; WE, OE = DON'T CARE)



HIDDEN REFRESH CYCLE(1) (WE = HIGH; OE = LOW)



Notes

- 1. A Hidden Refresh may also be perfor<u>med</u> afte<u>r a Write Cycle</u>. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
- 2. toff is referenced from rising edge of RAS or CAS, whichever occurs last.



ORDERING INFORMATION

Commercial Range: -10°C to 70°C

Voltage: 2.2V

Speed (ns)	Order Part No.	Package
70	IC41SV44052-70J	300mil SOJ
70	IC41SV44052-70T	300mil TSOP-2
70	IC41SV44052-70JG	300mil SOJ Pb-free
70	IC41SV44052-70TG	300mil TSOP-2 Pb-free
100	IC41SV44052-100J	300mil SOJ
100	IC41SV44052-100T	300mil TSOP-2
100	IC41SV44052-100JG	300mil SOJ Pb-free
100	IC41SV44052-100TG	300mil TSOP-2 Pb-free

Speed (ns)	Order Part No.	Package
70	IC41SV44054-70J	300mil SOJ
70	IC41SV44054-70T	300mil TSOP-2
70	IC41SV44054-70JG	300mil SOJ Pb-free
70	IC41SV44054-70TG	300mil TSOP-2 Pb-free
100	IC41SV44054-100J	300mil SOJ
100	IC41SV44054-100T	300mil TSOP-2
100	IC41SV44054-100JG	300mil SOJ Pb-free
100	IC41SV44054-100TG	300mil TSOP-2 Pb-free



Integrated Circuit Solution Inc.

HEADQUARTER:

NO.2, TECHNOLOGY RD. V, SCIENCE-BASED INDUSTRIAL PARK,

HSIN-CHU, TAIWAN, R.O.C.

TEL: 886-3-5780333 Fax: 886-3-5783000

BRANCH OFFICE:

7F, NO. 106, SEC. 1, HSIN-TAI 5TH ROAD, HSICHIH TAIPEI COUNTY, TAIWAN, R.O.C.

TEL: 886-2-26962140

FAX: 886-2-26962252

http://www.icsi.com.tw