524288-word × 8-bit CMOS One Time Electrically Programmable ROM

# **HITACHI**

#### **Description**

The Hitachi HN27C4001TT is a 512-kword×8-bit one time electrically programmable ROM, featuring high speed and low power dissipation. Fabricated on advanced fine process and high speed circuitry technique, the HN27C4001TT makes high speed access time possible. Therefore, it is suitable for high speed microcomputer systems. The HN27C4001TT offers high speed programming using page programming mode. This device is packaged in 32-pin plastic package, therefore, this device cannot be rewritten and erased. The packages of HN27C4001TT are surface mount thin and small outline packages. They are suitable for hand-held equipment such as a memory card.

#### **Features**

High speed:

— Access time: 120 ns/150 ns (max)

Low power dissipation:

— Standby mode: 5 μW (typ)


— Active mode: 35 mW/MHz (typ)

- Fast high-reliability page programming and fast high-reliability programming:
  - Program voltage: +12.5 V DC
  - Program time: 3.5 sec (min) (Theoretical in page programming)
- Inputs and outputs TTL compatible during both read and program modes
- Pin arrangement: 32-pin JEDEC standard (TTP-32D)
- Package
  - Surface mount thin and small outline package (TSOP) type II: HN27C4001TT series
- Device identifier mode: Manufacturer code and device code

### **Ordering Information**

Type No.	Access Time	Package
HN27C4001TT-12	120 ns	400-mil 32-pin TSOP type II (TTP-32D)
HN27C4001TT-15	150 ns	


# **Pin Arrangement**



# **Pin Description**

Pin Name	Function
A0 – A18	Address
I/O0 – I/O7	Input/output
CE	Chip enable
ŌE	Output enable
V <sub>cc</sub>	Power supply
V <sub>PP</sub>	Programming power supply
V <sub>SS</sub>	Ground

# **Block Diagram**



### **Mode Selection**

Mode		CE (22)	OE (24)	A9 (26)	V <sub>PP</sub> (1)	V <sub>cc</sub> (32)	I/O (13 – 15, 17 – 21)
Read		$V_{\text{IL}}$	$V_{\text{IL}}$	Χ	$V_{\rm SS} - V_{\rm CC}$	V <sub>cc</sub>	Dout
Output disable		$V_{\text{IL}}$	$V_{\text{IH}}$	Χ	$V_{\rm SS} - V_{\rm CC}$	$V_{cc}$	High-Z
Standby		$V_{\text{IH}}$	Χ	Χ	$V_{SS} - V_{CC}$	V <sub>cc</sub>	High-Z
Page program	Page program set	$V_{\text{IH}}$	$V_{H}^{*2}$	Χ	$V_{PP}$	V <sub>cc</sub>	High-Z
	Page data latch	$V_{\text{IL}}$	V <sub>H</sub> *2	Χ	V <sub>PP</sub>	V <sub>cc</sub>	Din
	Page program	$V_{\text{IL}}$	$V_{\text{IH}}$	Χ	V <sub>PP</sub>	V <sub>cc</sub>	High-Z
	Page program verify	$V_{\text{IH}}$	$V_{\text{IL}}$	Χ	V <sub>PP</sub>	V <sub>cc</sub>	Dout
	Page program reset	$V_{\text{IH}}$	$V_{\text{IH}}$	Χ	V <sub>cc</sub>	V <sub>cc</sub>	High-Z
Word program	Program	$V_{\text{IL}}$	$V_{\text{IH}}$	Χ	V <sub>PP</sub>	V <sub>cc</sub>	Din
	Program verify	$V_{\text{IH}}$	$V_{IL}$	Χ	V <sub>PP</sub>	V <sub>cc</sub>	Dout
	Optional verify	$V_{\text{IL}}$	$V_{IL}$	Χ	V <sub>PP</sub>	V <sub>cc</sub>	Dout
	Program inhibit	$V_{\text{IH}}$	$V_{\text{IH}}$	Χ	V <sub>PP</sub>	V <sub>cc</sub>	High-Z
Identifier		$V_{\text{IL}}$	$V_{IL}$	V <sub>H</sub> *2	$V_{\rm SS} - V_{\rm CC}$	V <sub>cc</sub>	Code

Notes: 1. X: Don't care.

2.  $V_H$ : 12.0 V  $\pm$  0.5 V.

# **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
All input and output voltages <sup>1</sup>	Vin, Vout	$-0.6^{*2}$ to +7.0	V
A9, OE input voltage*1	V <sub>ID</sub>	-0.6*2 to +13.0	V
V <sub>PP</sub> voltage <sup>*1</sup>	V <sub>PP</sub>	-0.6 to +13.5	V
V <sub>cc</sub> voltage <sup>*1</sup>	V <sub>cc</sub>	-0.6 to +7.0	V
Operating temperature range	Topr	0 to +70	°C
Storage temperature range <sup>*3</sup>	Tstg	-55 to +125	°C
Storage temperature under bias	Tbias	-10 to +80	°C

Notes: 1. Relative to V<sub>ss</sub>.

- 2. Vin, Vout,  $V_{ID}$  min = -2.0 V for pulse width  $\leq$  20 ns.
- 3. Storage temperature range of device before programming.

# **Capacitance** (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input capacitance	Cin	_	_	12	pF	Vin = 0 V
Output capacitance	Cout	_	_	20	pF	Vout = 0 V

# **Read Operation**

**DC Characteristics** ( $V_{CC}$  = 5 V  $\pm$  10%,  $V_{PP}$  =  $V_{SS}$  to  $V_{CC}$ , Ta = 0 to +70°C)

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	Vin = 5.5 V
Output leakage current	I <sub>LO</sub>	_	_	2	μΑ	Vout = 5.5 V/0.45 V
V <sub>PP</sub> current	I <sub>PP1</sub>	_	1	20	μΑ	V <sub>PP</sub> = 5.5 V
Standby V <sub>cc</sub> current	I <sub>SB1</sub>	_	_	1	mA	CE = V <sub>IH</sub>
	I <sub>SB2</sub>	_	1	20	μΑ	$\overline{\text{CE}} = \text{V}_{\text{CC}} \pm 0.3 \text{ V}$
Operating V <sub>cc</sub> current	I <sub>CC1</sub>	_	_	30	mA	lout = 0 mA, f = 1 MHz
	I <sub>CC2</sub>	_	_	90	mA	lout = 0 mA, f = 8.4 MHz
Input voltage	V <sub>IL</sub>	-0.3 <sup>*1</sup>	_	0.8	V	
	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> + 1*2	V	
Output voltage	V <sub>OL</sub>	_	_	0.45	V	I <sub>OL</sub> = 2.1 mA
	V <sub>OH</sub>	2.4	_	_	V	$I_{OH} = -400  \mu A$

Notes: 1.  $V_{IL}$  min = -1.0 V for pulse width  $\leq$  50 ns.

 $V_{IL}$  min = -2.0 V for pulse width  $\leq$  20 ns.

2.  $V_{IH}$  max =  $V_{CC}$  +1.5 V for pulse width  $\leq$  20 ns.

If  $V_{\mbox{\tiny IH}}$  is over the specified maximum value, read operation cannot be guaranteed.

**AC Characteristics** ( $V_{CC} = 5 \text{ V} \pm 10\%$ ,  $V_{PP} = V_{SS}$  to  $V_{CC}$ , Ta = 0 to  $+70^{\circ}$ C)

#### **Test Conditions**

Input pulse levels: 0.45 to 2.4 V
Input rise and fall time: ≤ 10 ns
Output load: 1 TTL gate +100 pF


• Reference levels for measuring timing: 0.8 V, 2.0 V

#### HN27C4001TT

		-12		-15			
Parameter	Symbol	Min	Max	Min	Max	Unit	<b>Test Conditions</b>
Address to output delay	t <sub>ACC</sub>	_	120	_	150	ns	$\overline{CE} = \overline{OE} = V_{IL}$
CE to output delay	t <sub>CE</sub>	_	120	_	150	ns	OE = V <sub>IL</sub>
OE to output delay	t <sub>OE</sub>	_	60	_	70	ns	CE = V <sub>IL</sub>
OE high to output float*1	t <sub>DF</sub>	0	40	0	50	ns	CE = V <sub>IL</sub>
Address to output hold	t <sub>oH</sub>	5	_	5	_	ns	$\overline{CE} = \overline{OE} = V_{\parallel}$

Note: 1. t<sub>DF</sub> is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

### **Read Timing Waveform**



### **Fast High-Reliability Page Programming**


This device can be applied the fast high-reliability page programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.

#### Page Program Set

Apply 12 V to  $\overline{OE}$  pin after applying 12.5 V to  $V_{PP}$  to set a page program mode. The device operates in a page program mode until reset.

#### Page Program Reset

Set  $V_{PP}$  to  $V_{CC}$  level or less to reset a page program mode. Fast High-Reliability Page Programming Flowchart



Fast High-Reliability Page Programming Flowchart

**DC Characteristics** ( $V_{CC}$  = 6.25 V  $\pm$  0.25 V,  $V_{PP}$  = 12.5 V  $\pm$  0.3 V, Ta = 25°C  $\pm$  5°C)

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	Vin = 6.5 V/0.45 V
V <sub>PP</sub> supply current	I <sub>PP</sub>	_	_	70	mA	$\overline{CE} = V_{IL}$
Operating V <sub>cc</sub> current	I <sub>cc</sub>	_	_	50	mA	
Input voltage	$V_{\text{IL}}$	-0.1 <sup>*5</sup>	_	8.0	V	
	$V_{IH}$	2.2	_	$V_{CC} + 0$ .	V <sub>cc</sub> + 0.5 <sup>*6</sup> V	
	$V_{H}$	11.5	12.0	12.5	V	
Output voltage during verify	$V_{OL}$	_	_	0.45	V	$I_{OL} = 2.1 \text{ mA}$
	V <sub>OH</sub>	2.4	_	_	V	$I_{OH} = -400  \mu A$

Notes: 1.  $V_{cc}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

- 2.  $V_{PP}$  must not exceed 13.5 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while  $V_{PP} = 12.5 \text{ V}$ .
- 4. Do not alter  $V_{PP}$  either  $V_{IL}$  to 12.5 V or 12.5 V to  $V_{IL}$  when  $\overline{CE}$  = low.
- 5.  $V_{IL}$  min = -0.6 V for pulse width  $\leq$  20 ns.
- 6. If  $V_{\rm IH}$  is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics (V  $_{CC}$  = 6.25 V  $\pm$  0.25 V, V  $_{PP}$  = 12.5 V  $\pm$  0.3 V, Ta = 25  $^{\circ}$ C  $\pm$  5  $^{\circ}$ C)

#### **Test Conditions**

• Input pulse levels: 0.45 to 2.4 V

• Input rise and fall time:  $\leq 20$  ns

• Reference levels for measuring timing: Inputs: 0.8 V, 2.0 V,


Outputs: 0.8 V, 2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Address setup time	t <sub>AS</sub>	2	_	_	μs	
OE setup time	t <sub>OES</sub>	2	_	_	μs	
Data setup time	t <sub>DS</sub>	2	_	_	μs	
Address hold time	t <sub>AH</sub>	0	_	_	μs	
Data hold time	t <sub>DH</sub>	2	_	_	μs	
OE to output float delay	t <sub>DF</sub> *1	0	_	130	ns	
V <sub>PP</sub> setup time	t <sub>VPS</sub>	2	_	_	μs	
V <sub>cc</sub> setup time	t <sub>vcs</sub>	2	_	_	μs	
CE initial programming pulse width	t <sub>PW</sub>	47.5	50.0	52.5	μs	
CE setup time	t <sub>CES</sub>	2	_	_	μs	
Data valid from OE	t <sub>OE</sub>	0	_	150	ns	
CE pulse width during data latch	t <sub>LW</sub>	1	_	_	μs	
OE = V <sub>H</sub> setup time	t <sub>ohs</sub>	2	_	_	μs	
OE = V <sub>H</sub> hold time	t <sub>OHH</sub>	2	_	_	μs	
V <sub>PP</sub> hold time* <sup>2</sup>	t <sub>VRS</sub>	1	_	_	μs	

Notes: 1.  $t_{DF}$  is defined as the time at which the output achieves the open circuit condition and data is no longer driven.


2. Page program mode will be reset when  $V_{PP}$  is set to  $V_{CC}$  or less.

#### Fast High-Reliability Page Programming Timing Waveform



### **Fast High-Reliability Programming**

This device can be applied the fast high-reliability programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in reliability of programmed data.



Fast High-Reliability Programming Flowchart

**DC Characteristics** ( $V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$ ,  $Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	Vin = 6.5 V/0.45 V
Output voltage	V <sub>OL</sub>	_	_	0.45	V	I <sub>OL</sub> = 2.1 mA
	$V_{OH}$	2.4	_	_	V	$I_{OH} = -400  \mu A$
Operating V <sub>cc</sub> current	I <sub>cc</sub>	_	_	50	mA	
Input voltage	$V_{IL}$	-0.1 <sup>*5</sup>	_	0.8	V	
	V <sub>IH</sub>	2.2	_	V <sub>cc</sub> + 0.	5*6 V	
V <sub>PP</sub> supply current	I <sub>PP</sub>	_	_	40	mA	CE = V <sub>IL</sub>

Notes: 1.  $V_{cc}$  must be applied simultaneously or before  $V_{PP}$  and removed simultaneously or after  $V_{PP}$ .

- 2. V<sub>PP</sub> must not exceed 13.5 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while  $V_{pp} = 12.5 \text{ V}$ .
- 4. Do not alter  $V_{PP}$  either  $V_{IL}$  to 12.5 V or 12.5 V to  $V_{IL}$  when  $\overline{CE}$  = low.
- 5.  $V_{IL}$  min = -0.6 V for pulse width  $\leq$  20 ns.
- 6. If  $V_{\text{IH}}$  is over the specified maximum value, programming operation cannot be guaranteed.

**AC Characteristics**  $(V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}, V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}, Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C})$ 

#### **Test Conditions**

• Input pulse levels: 0.45 to 2.4 V


• Input rise and fall time:  $\leq 20 \text{ ns}$ 

• Reference levels for measuring timings: 0.8 V, 2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	Test conditions
Address setup time	t <sub>AS</sub>	2	_	_	μs	_
OE setup time	t <sub>OES</sub>	2	_	_	μs	
Data setup time	t <sub>DS</sub>	2	_	_	μs	
Address hold time	t <sub>AH</sub>	0	_	_	μs	
Data hold time	t <sub>DH</sub>	2	_	_	μs	
OE to output float delay	$t_{DF}^{*1}$	0	_	130	ns	
V <sub>PP</sub> setup time	$t_{\text{VPS}}$	2	_	_	μs	
V <sub>cc</sub> setup time	$t_{vcs}$	2	_	_	μs	
CE initial programming pulse width	t <sub>PW</sub>	47.5	50.0	52.5	μs	
Data valid from OE	t <sub>OE</sub>	0	_	150	ns	

Note: 1.  $t_{DF}$  is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

#### Fast High-Reliability Programming Timing Waveform




# **Optional Page Programming**

This device can be applied the optional page programming algorithm shown in the following flowchart. This algorithm allows to obtain faster programming time without any voltage stress to the device nor deterioration in relaibility of programmed data.

This programming algorithm is the combination of page programming and byte verify. It can avoid the increase of programming verify time when a programmer with slow machine cycle is used, and shorten the total programming time.

Regarding the timing specifications for page programming and byte verify, please refer to the specifications for fast high-reliability page programming and fast high-reliability programming.



**Optional Page Programming Flowchart** 

**DC Characteristics** ( $V_{CC} = 6.25 \text{ V} \pm 0.25 \text{ V}$ ,  $V_{PP} = 12.5 \text{ V} \pm 0.3 \text{ V}$ ,  $Ta = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ )

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Input leakage current	I <sub>LI</sub>	_	_	2	μΑ	Vin = 6.5 V/0.45 V
Output voltage during verify	V <sub>OL</sub>	_	_	0.45	V	I <sub>OL</sub> = 2.1 mA
	V <sub>OH</sub>	2.4	_	_	V	I <sub>OH</sub> = -400 μA
Operating V <sub>cc</sub> current	I <sub>cc</sub>	_	_	50	mA	
Input voltage	V <sub>IL</sub>	-0.1 <sup>*5</sup>	_	0.8	V	
	V <sub>IH</sub>	2.2	_	V <sub>CC</sub> + 0.	5*6 V	
	V <sub>H</sub>	11.5	12.0	12.5	V	
V <sub>PP</sub> supply current	I <sub>PP</sub>	_	_	70	mA	CE = V <sub>IL</sub>

Notes: 1. V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

- 2.  $V_{PP}$  must not exceed 13.5 V including overshoot.
- 3. An influence may be had upon device reliability if the device is installed or removed while  $V_{pp} = 12.5 \text{ V}$ .
- 4. Do not alter  $V_{PP}$  either  $V_{IL}$  to 12.5 V or 12.5 V to  $V_{IL}$  when  $\overline{CE}$  = low.
- 5.  $V_{IL}$  min = -0.6 V for pulse width  $\leq$  20 ns.
- 6. If  $V_{\rm H}$  is over the specified maximum value, programming operation cannot be guaranteed.

AC Characteristics (V  $_{CC}$  = 6.25 V  $\pm$  0.25 V, V  $_{PP}$  = 12.5 V  $\pm$  0.3 V, Ta = 25  $^{\circ}$ C  $\pm$  5  $^{\circ}$ C)

#### **Test Conditions**

• Input pulse levels: 0.45 to 2.4 V

• Input rise and fall time:  $\leq 20 \text{ ns}$ 


Reference levels for measuring timings: 0.8 V, 2.0 V

Parameter	Symbol	Min	Тур	Max	Unit	<b>Test Conditions</b>
Address setup time	t <sub>AS</sub>	2	_	_	μs	
OE setup time	t <sub>oes</sub>	2	_	_	μs	
Data setup time	t <sub>DS</sub>	2	_	_	μs	
Address hold time	t <sub>AH</sub>	0	_	_	μs	
Data hold time	t <sub>DH</sub>	2	_	_	μs	
OE to output float delay	t <sub>DF</sub> *1	0	_	130	ns	
V <sub>PP</sub> setup time	t <sub>VPS</sub>	2	_	_	μs	
V <sub>cc</sub> setup time	t <sub>vcs</sub>	2	_	_	μs	
CE initial programming pulse width	t <sub>PW</sub>	47.5	50.0	52.5	μs	
CE setup time	t <sub>CES</sub>	2	_	_	μs	
Data valid from OE	t <sub>oe</sub>	0	_	150	ns	
CE pulse width during data latch	t <sub>LW</sub>	1	_	_	μs	
OE = V <sub>H</sub> setup time	t <sub>OHS</sub>	2	_	_	μs	
OE = V <sub>H</sub> hold time	t <sub>OHH</sub>	2	_	_	μs	
Page programming reset time <sup>*2</sup>	t <sub>VLW</sub>	1	_	_	μs	
V <sub>PP</sub> hold time <sup>*2</sup>	t <sub>VRS</sub>	1	_	_	μs	

Notes: 1.  $t_{DF}$  is defined as the time at which the output achieves the open circuit condition and data is no longer driven.

<sup>2.</sup> Page program mode will be reset when  $V_{\mbox{\tiny {\rm PP}}}$  is set to  $V_{\mbox{\tiny {\rm CC}}}$  or less.

#### **Optional Page Programming Timing Waveform**



### **Mode Description**

#### **Device Iedntifier Mode**

The device identifier mode allows the reading out of binary codes that manufacturer and type of device, from outputs of OTPROM. By this mode, the device will be automatically matched its own corresponding programming algorithm, using programming equipment.

#### **HN27C4001TT Identifier Code**

	A0	1/07	1/06	1/05	1/04	1/03	1/02	I/O1	1/00	
Identifier	(12)	(21)	(20)	(19)	(18)	(17)	(15)	(14)	(13)	Hex data
Manufacturer code	$V_{IL}$	0	0	0	0	0	1	1	1	07
Device code	V <sub>IH</sub>	0	0	1	0	0	0	0	0	20

Notes: 1.  $V_{cc} = 5.0 \text{ V} \pm 10\%$ .


2.  $A9 = 12.0 \text{ V} \pm 0.5 \text{ V}.$ 

3.  $\overline{CE}$ ,  $\overline{OE} = V_{\parallel}$ .

4. A1 – A8, A10 – A18: Don't care.

### **Recommended Screening Conditions**

Before mounting, please make the screening (baking without bias) shown in the right.



# **Package Dimensions**

### HN27C4001TT Series (TTP-32D)

Unit: mm

