


**BDT63; 63A
BDT63B; 63C**

SILICON DARLINGTON POWER TRANSISTORS

N-P-N epitaxial base transistors in monolithic Darlington circuit for audio output stages and general amplifier and switching applications; TO-220 plastic envelope. P-N-P complements are BDT62, BDT62A; BDT62B and BDT62C.

QUICK REFERENCE DATA

		BDT63	A	B	C
Collector-base voltage (open emitter)	V_{CBO}	max. 60	80	100	120 V
Collector-emitter voltage (open base)	V_{CEO}	max. 60	80	100	120 V
Collector current (d.c.)	I_C	max.		10	A
Collector current (peak value) $t_p = 0.3 \text{ ms}; \delta = 10\%$	I_{CM}	max.		15	A
Total power dissipation up to $T_{mb} = 25^\circ\text{C}$	P_{tot}	max.		90	W
Junction temperature	T_j	max.		150	$^\circ\text{C}$
D.C. current gain $I_C = 3 \text{ A}; V_{CE} = 3 \text{ V}$	h_{FE}	>		1000	



TO-220

**BDT63; 63A
BDT63B; 63C**




Fig. 2 Circuit diagram.

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

	BDT63	A	B	C			
Collector-base voltage (open emitter)	V_{CBO}	max.	60	80	100	120	V
Collector-emitter voltage (open base)	V_{CEO}	max.	60	80	100	120	V
Emitter-base voltage (open collector)	V_{EBO}	max.			5		V
Collector current (d.c.)	I_C	max.			10		A
Collector current (peak value) $t_p = 0.3 \text{ ms}; \delta \approx 10\%$	I_{CM}	max.			15		A
Base current (d.c.)	I_B	max.			250		mA
Total power dissipation up to $T_{MB} = 25^\circ\text{C}$	P_{tot}	max.			90		W
Storage temperature	T_{stg}				-65 to +150		$^\circ\text{C}$
Junction temperature*	T_J	max.			150		$^\circ\text{C}$
THERMAL RESISTANCE *							
From junction to mounting base	R_{thJ-MB}	=			1,39		K/W
From junction to ambient (in free air)	R_{thJ-A}	=			70		K/W

* Based on maximum average junction temperature in line with common industrial practice. The resulting higher junction temperature of the output transistor part is taken into account

Silicon Darlington power transistors

BDT63; 63A
BDT63B; 63C**CHARACTERISTICS** $T_j = 25^\circ\text{C}$ unless otherwise specified.**Collector cut-off current**
 $I_E = 0; V_{CB} \leq V_{CBO\max}$
 $I_E = 0; V_{CB} = \frac{1}{2}V_{CBO\max}; T_j = 150^\circ\text{C}$
 $I_B = 0; V_{CE} = \frac{1}{2}V_{CEO\max}$
 $I_{CBO} \leq 0,2 \text{ mA}$
 $I_{CBO} \leq 2 \text{ mA}$
 $I_{CEO} \leq 0,5 \text{ mA}$
Emitter cut-off current $I_C = 0; V_{EB} \leq 5 \text{ V}$ $I_{EBO} \leq 5 \text{ mA}$ **Forward bias second-breakdown collector current** $V_{CE} = 60 \text{ V}; t = 0,1 \text{ s}; \text{non-repetitive}$
(without heatsink) $I_{(SB)} > 1,5 \text{ A}$ **D.C. current gain***
 $I_C = 3 \text{ A}; V_{CE} = 3 \text{ V}$
 $I_C = 10 \text{ A}; V_{CE} = 3 \text{ V}$
 $h_{FE} > 1000$
 $h_{FE} \text{ typ. } 3000$
Base-emitter voltage* $I_C = 3 \text{ A}; V_{CE} = 3 \text{ V}$ $V_{BE} \leq 2,5 \text{ V}$ **Collector-emitter saturation voltage***
 $I_C = 3 \text{ A}; I_B = 12 \text{ mA}$
 $I_C = 8 \text{ A}; I_B = 80 \text{ mA}$
 $V_{CES01} \leq 2 \text{ V}$
 $V_{CESAT} \leq 2,5 \text{ V}$
Diode, forward voltage $I_F = 3 \text{ A}$ $V_F \leq 2 \text{ V}$ **Turn-off breakdown energy with inductive load (Fig. 6)** $-I_{B0ff} = 0, L = 5 \text{ mH}$ $E_{(BR)} > 100 \text{ mJ}$ **Small-signal current gain at $f = 1 \text{ MHz}$** $I_C = 3 \text{ A}; V_{CE} = 3 \text{ V}$ $h_{fe} > 25$ **Cut-off frequency** $I_C = 3 \text{ A}; V_{CE} = 3 \text{ V}$ $f_{hfe} \text{ typ. } 50 \text{ kHz}$ **Collector capacitance** $V_{CB} = 10 \text{ V}; f = 1 \text{ MHz}$ $C_{ob} \text{ typ. } 100 \text{ pF}$ **D.C. current gain ratio of matched complementary pairs** $I_C = 3 \text{ A}, V_{CE} = 3 \text{ V}$ $h_{FE1}/h_{FE2} \leq 2,5$ * Measured under pulse conditions; $t_p \leq 300 \mu\text{s}$; $\delta \leq 2\%$.

BDT63; 63A
BDT63B; 63C

CHARACTERISTICS (continued)

Switching times

(between 10% and 90% levels)

$I_{Con} = 3 \text{ A}$, $I_{Bon} = -I_{Boff} = 12 \text{ mA}$

turn-on time

t_{on} typ. $1 \mu\text{s}$

$< 2,5 \mu\text{s}$

turn off time

t_{off} typ. $5 \mu\text{s}$

$< 10 \mu\text{s}$





Fig. 3 Switching times waveforms.



V_{IM}	=	10 V
V_{CC}	=	10 V
$-V_{BB}$	=	4 V
R_1	=	56 Ω
R_2	=	410 Ω
R_3	=	560 Ω
R_4	=	3 Ω
$t_r = t_f$	=	15 ns
t_p	=	10 μs
T	=	500 μs

Fig. 4 Switching times test circuit.

Silicon Darlington power transistors


BDT63; 63A
BDT63B; 63C

Fig. 5 Power derating curve.




Fig. 6 Turn-off breakdown energy with inductive load.
 $V_{IM} = 12 \text{ V}; R_B = 270 \Omega, \delta = \frac{I_p}{T} \times 100\% = 1\%; I_{CC} = 6.3 \text{ A.}$

BDT63; 63A
BDT63B; 63C




Fig. 7 Safe Operating Area; $T_{mb} = 25^\circ\text{C}$.

- I Region of permissible d.c. operation.
- II Permissible extension for repetitive pulse operation.
- (1) $P_{tot\ max}$ and $P_{peak\ max}$ lines.
- (2) Second-breakdown limits (independent of temperature).

Silicon Darlington power transistors



BDT63; 63A
BDT63B; 63C

Fig. 8 Pulse power rating chart.

Fig. 9 Typical d.c. current gain at $V_{CE} = 3$ V.

BDT63; 63A
BDT63B; 63C




Fig. 10 S.B. voltage multiplying factor at the I_C max level.




Fig. 11 S.B. current multiplying factor at V_{CEO} level = 50 V and 100 V.

BDT63; 63A
BDT63B; 63C




Fig. 10 S.B. voltage multiplying factor at the $I_{C\max}$ level.




Fig. 11 S.B. current multiplying factor at V_{CEO} level = 60 V and 100 V.