Features

- Serial Peripheral Interface (SPI) Compatible
- Supports SPI Modes 0 and 3
- Low Voltage and Standard Voltage Operation
 - $5.0 (V_{CC} = 4.5V \text{ to } 5.5V)$
 - $2.7 (V_{CC} = 2.7V \text{ to } 5.5V)$
 - 1.8 (V_{CC} = 1.8V to 3.6V)
- 2 MHz Clock Rate (5V) Compatibility
- 8-Byte Page Mode
 - Block Write Protection Protect 1/4, 1/2, or Entire Array
- Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software Data Protection
- Self-Timed Write Cycle (10 ms Max)
- High Reliability Endurance: 1 Million Cycles Data Retention: 100 Years
- Automotive Grade and Extended Temperature Devices Available
- 8-Pin PDIP and JEDEC SOIC Packages

Description


The AT25010/020/040 provides 1024/2048/4096 bits of serial electrically erasable programmable read only memory (EEPROM) organized as 128/256/512 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT25010/020/040 is available in space saving 8-pin PDIP and 8-pin JEDEC (SOIC) packages.


The AT25010/020/040 is enabled through the Chip Select pin $\overline{(CS)}$ and accessed via a 4-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO), and Serial Clock (SCK). All programming cycles are completely self-timed, and no separate ERASE cycle is required before WRITE.


(continued)

Pin Configurations

Pin Name	Function
CS	Chip Select
SCK	Serial Data Clock
SI	Serial Data Input
SO	Serial Data Output
GND	Ground
Vcc	Power Supply
WP	Write Protect
HOLD	Suspends Serial Input







1K (128 x 8)

2K (256 x 8)

4K (512 x 8)

Preliminary

0606B





Description (Continued)


BLOCK WRITE protection is enabled by programming the status register with one of four blocks of write protection. Separate program enable and program disable instructions are provided for additional data protection. Hardware data protection is provided via the $\overline{\text{WP}}$ pin to protect against inadvertent write attempts. The HOLD pin may be used to suspend any serial communication without resetting the serial sequence.

Absolute Maximum Ratings*

Operating Temperature55°C to +125°C	
Storage Temperature65°C to +150°C	
Voltage on Any Pin with Respect to Ground1.0V to +7.0V	
Maximum Operating Voltage6.25V	
DC Output Current 5.0 mA	

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



2-102 AT25010/020/040

Pin Capacitance (1)

	Test Conditions	Max	Units	Conditions
Соит	Output Capacitance (SO)	8	pF	Vout = 0V
CIN	Input Capacitance (\overline{CS} , SCK, SI, \overline{WP} , \overline{HOLD})	6	pF	$V_{IN} = 0V$

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +5.0 \text{V}$ (unless otherwise noted).

Note: 1. This parameter is characterized and is not 100% tested.

DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, $T_{AC} = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted).

Symbol	Parameter	Test Condition		Min	Мах	Units
V _{CC1} ⁽¹⁾	Supply Voltage			1.8	5.5	V
V _{CC2}	Supply Voltage			2.7	5.5	V
Vcc3	Supply Voltage			4.5	5.5	V
I _{CC1}	Supply Current	Vcc = 5.0V at 1 MHz, SO = Open			3.0	mA
I _{CC2}	Supply Current	V _{CC} = 5.0V at 2 MHz, SO = Open			6.0	mA
ISB1 (1)	Standby Current	Vcc = 1.8V	$\overline{\text{CS}} = \text{V}_{\text{CC}}$		100	μA
I _{SB2}	Standby Current	$V_{CC} = 2.7 V$	$\overline{\text{CS}} = \text{V}_{\text{CC}}$		100	μA
I _{SB3}	Standby Current	$V_{CC} = 5.0V$	$\overline{\text{CS}} = \text{V}_{\text{CC}}$		100	μA
lı∟	Input Leakage	$V_{IN} = 0V$ to V_{CC}		-1.0	3.0	μA
I _{OL}	Output Leakage	$V_{IN} = 0V$ to V_{CC} , $T_{AC} = 0^{\circ}C$ to $70^{\circ}C$		-1.0	3.0	μΑ
VIL ⁽²⁾	Input Low Voltage			-1.0	Vcc x 0.3	V
Vih ⁽²⁾	Input High Voltage			Vcc x 0.7	Vcc + 0.5	V
VOL1	Output Low Voltage	$4.5V \leq V_{CC} \leq 5.5V$	I _{OL} = 2.0 mA		0.4	V
VOH1	Output High Voltage	$4.5^{\circ} \geq ^{\circ} \text{UC} \geq 5.5^{\circ}$	l _{OH} = -1.0 mA	V _{CC} - 0.8		V
Vol2	Output Low Voltage	$1.8V \le V_{CC} \le 3.6V$	I _{OL} = 0.15 mA		0.2	V
Voh2	Output High Voltage	$1.0V \ge VUU \ge 3.0V$	I _{OH} = -100 μA	V _{CC} - 0.2		V

Notes: 1. This parameter is preliminary and Atmel may change the specifications upon further characterization.

2. V_{IL} min and V_{IH} max are reference only and are not tested.





AC Characteristics

Applicable over recommended operating range from $T_A = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = As$ Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted).

Symbol	Parameter	Voltage	Min	Max	Units
fscк	SCK Clock Frequency	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0	2 1 (1)	MHz
tRI	Input Rise Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		2 2 2	μs
tFI	Input Fall Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		2 2 2	μs
twн	SCK High Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	200 400 (1)		ns
twL	SCK Low Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	200 400 (1)		ns
tcs	CS High Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	250 500 (1)		ns
tcss	CS Setup Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	250 500 (1)		ns
tсsн	CS Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	250 500 (1)		ns
ts∪	Data In Setup Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	50 100 100		ns
tH	Data In Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	50 100 100		ns
thd	Hold Setup Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	100 200 (1)		ns
tCD	Hold Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	100 200 (1)		ns
tv	Output Valid	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0	200 400 (1)	ns
tно	Output Hold Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0		ns
tLZ	Hold to Output Low Z	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6	0 0 0	100 100 100	ns

Note: 1. To be characterized.

(continued)

Symbol	Parameter	Voltage	Min	Max	Units
t _{HZ}	Hold to Output High Z	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		100 100 100	ns
tDIS	Output Disable Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		250 500 (1)	ns
twc	Write Cycle Time	4.5 - 5.5 2.7 - 5.5 1.8 - 3.6		10	ms

AC Characteristics (Continued)

Note: 1. To be characterized.





Serial Interface Description

MASTER: The device that generates the serial clock.

SLAVE: Because the Serial Clock pin (SCK) is always an input, the AT25010/020/040 always operates as a slave.

TRANSMITTER/RECEIVER: The AT25010/020/040 has separate pins designated for data transmission (SO) and reception (SI).

MSB: The Most Significant Bit (MSB) is the first bit transmitted and received.

SERIAL OP-CODE: After the device is selected with \overline{CS} going low, the first byte will be received. This byte contains the op-code that defines the operations to be performed. The op-code also contains address bit A8 in both the READ and WRITE instructions.


INVALID OP-CODE: If an invalid op-code is received, no data will be shifted into the AT25010/020/040, and the serial output pin (SO) will <u>remain</u> in a high impedance state until the falling edge of CS is detected again. This will reinitialize the serial communication.

CHIP SELECT: The AT25010/020/040 is selected when the \overline{CS} pin is low. When the device is not selected, data will not be accepted via the SI pin, and the serial output pin (SO) will remain in a high impedance state.

HOLD: The HOLD pin is used in conjunction with the CS pin to select the AT25010/020/040. When the device is selected and a serial sequence is underway, HOLD can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, the HOLD pin must be brought low while the SCK pin is low. To resume serial communication, the HOLD pin is brought high while the SCK pin is low (SCK may still toggle during HOLD). Inputs to the SI pin will be ignored while the SO pin is in the high impedance state.

WRITE PROTECT: The write protect pin (\overline{WP}) will allow normal read/write operations when held high. When the \overline{WP} pin is brought low, all write operations are inhibited. WP going low while CS is still low will interrupt a write to the AT25010/020/040. If the internal write cycle has already been initiated, WP going low will have no effect on any write operation.

SPI Serial Interface



Functional Description

The AT25010/020/040 is designed to interface directly with the synchronous serial peripheral interface (SPI) of the 6805 and 68HC11 series of microcontrollers.

The AT25010/020/040 utilizes an 8 bit instruction register. The list of instructions and their operation codes are contained in Table 1. All instructions, addresses, and data are transferred with the MSB first.

Table 1. Instruction Set for the AT25010/020/040

Instruction Name	Instruction Format	Operation
WREN	0000 X110	Set Write Enable Latch
WRDI	0000 X100	Reset Write Enable Latch
RDSR	0000 X101	Read Status Register
WRSR	0000 X001	Write Status Register
READ	0000 A011	Read Data from Memory Array
WRITE	0000 A010	Write Data to Memory Array
Note: "A" repr	esents MSB ad	dress bit A8

Note. A represents MSB address bit Ao.

WRITE ENABLE (WREN): The device will power up in the write disable state when V_{CC} is applied. All programming instructions must <u>therefore</u> be preceded by a Write Enable instruction. The WP pin must be held high during a WREN instruction.

WRITE DISABLE (WRDI): To protect the device against inadvertent writes, the Write Disable instruction disables all programming modes. The WRDI instruction is independent of the status of the WP pin.

READ STATUS REGISTER (RDSR): The Read Status Register instruction provides access to the status register. The READY/BUSY and Write Enable status of the device can be determined by the RDSR instruction. Similarly, the Block Write Protection bits indicate the extent of protection employed. These bits are set by using the WRSR instruction.

 Table 2a.
 Status Register Format

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Х	Х	Х	Х	BP1	BP0	WEN	RDY

Table 2b. Read Status Register Bit Definition

Bit	Definition			
Bit 0 (RDY)	Bit $0 = 0$ (RDY) indicates the device is READY. Bit $0 = 1$ indicates the write cycle is in progress.			
Bit 1 (WEN)	Bit $1 = 0$ indicates the device <i>is not</i> WRITE ENABLED. Bit $1 = 1$ indicates the device is WRITE ENABLED.			
Bit 2 (BP0)	See Table 3.			
Bit 3 (BP1)	See Table 3.			
Bits 4-7 are 0s when device is not in an internal write cycle.				
Bits 0-7 are 1	s during an internal write cycle.			

WRITE STATUS REGISTER (WRSR): The WRSR instruction allows the user to select one of four levels of protection. The AT25010/020/040 is divided into four array segments. One quarter (1/4), one half (1/2), or all of the memory segments can be protected. Any of the data within any selected segment will therefore be READ only. The block write protection levels and corresponding status register control bits are shown in Table 3.

The two bits, BP1 and BP0 are nonvolatile cells that have the same properties and functions as the regular memory cells (e.g. WREN, t_{WC} , RDSR).

Level	Status Register Bits		Array Add	dresses Pi	rotected
	BP1	BP0	AT25010	AT25020	AT25040
0	0	0	None	None	None
1 (1/4)	0	1	60-7F	C0-FF	180-1FF
2 (1/2)	1	0	40-7F	80-FF	100-1FF
3 (All)	1	1	00-7F	00-FF	000-1FF

READ SEQUENCE (READ): Reading the AT25010/020/040 via the SO (Serial Output) pin requires the following sequence. After the CS line is pulled low to select a device, the READ op-code (including A8) is transmitted via the SI line followed by the byte address to be read (A7-A0). Upon completion, any data on the SI line will be ignored. The data (D7-D0) at the specified address is then shifted out onto the SO line. If only one byte is to be read, the CS line should be driven high after the data comes out. The READ sequence can be continued since the byte address is automatically incremented and data will continue to be shifted out. When the highest address is reached, the address counter will roll over to the lowest address allowing the entire memory to be read in one continuous READ cycle.

(continued)





Functional Description (Continued)

WRITE SEQUENCE (WRITE): In order to program the AT25010/020/040, the Write Protect pin (WP) must be held high and two separate instructions must be executed. First, the device **must be write enabled** via the Write Enable (WREN) Instruction. Then a Write (WRITE) Instruction may be executed. Also, the address of the memory location(s) to be programmed must be outside the protected address field location selected by the Block Write Protection Level. During an internal write cycle, all commands will be ignored except the RDSR instruction.

A Write Instruction requires the following sequence. After the CS line is pulled low to select the device, the WRITE op-code (including A8) is transmitted via the SI line followed by the byte address (A7-A0) and the data (D7-D0) to be programmed. Programming will start after the <u>CS</u> pin is brought high. (The LOW to High transition of the CS pin must occur during the SCK low time immediately after clocking in the D0 (LSB) data bit.


The READY/BUSY status of the device can be determined by initiating a READ STATUS REGISTER (RDSR) Instruction. If Bit 0 = 1, the WRITE cycle is still in progress. If Bit 0 = 0, the WRITE cycle has ended. Only the READ STATUS REGISTER instruction is enabled during the WRITE programming cycle.

The AT25010/020/040 is capable of an 8-byte PAGE WRITE operation. After each byte of data is received, the three low order address bits are internally incremented by one; the six high order bits of the address will remain constant. If more than 8-bytes of data are transmitted, the address counter will roll over and the previously written data will be overwritten. The AT25010/020/040 is automatically returned to the write disable state at the completion of a WRITE cycle.


NOTE: If the \overline{WP} pin is brought low or if the device is not Write enabled (WREN), the device will ignore the Write instruction and will return to the standby state, when \overline{CS} is brought high. A new CS falling edge is required to re-initiate the serial communication.

Timing Diagrams


Synchronous Data Timing



WREN Timing




WRDI Timing







RDSR Timing



WRSR Timing




READ Timing




2-110 AT25010/020/040

WRITE Timing



HOLD Timing







Ordering Information

twp (max) (ms)	lcc (max) (μΑ)	Isв (max) (μА)	fмах (kHz)	Ordering Code	Package	Operation Range
10	6000	100	2000	AT25010-10PC AT25010-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	1000	AT25010-10PC-2.7 AT25010-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	(1)	AT25010-10PC-1.8 AT25010-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
10	6000	100	2000	AT25010-10PI AT25010-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	1000	AT25010-10PI-2.7 AT25010-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	(1)	AT25010-10PI-1.8 AT25010-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

Note: 1. To be characterized.

Package Type				
8P3	3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
Options				
Blank	Standard Device (4.5V to 5.5V)			
-2.7	-2.7 Low Voltage (2.7V to 5.5V)			
-1.8	Low Voltage (1.8V to 3.6V)			

2-112 AT25010/020/040

t _{WP} (max) (ms)	I _{CC} (max) (μΑ)	I _{SB} (max) (μΑ)	f _{MAX} (kHz)	Ordering Code	Package	Operation Range
10	6000	100	2000	AT25020-10PC AT25020N-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	1000	AT25020-10PC-2.7 AT25020N-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	(1)	AT25020-10PC-1.8 AT25020N-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
10	6000	100	2000	AT25020-10PI AT25020N-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	1000	AT25020-10PI-2.7 AT25020N-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	(1)	AT25020-10PI-1.8 AT25020N-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

Ordering Information

Note: 1. To be characterized.

Package Type				
8P3	P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
Options				
Blank	Ank Standard Device (4.5V to 5.5V)			
-2.7	-2.7 Low Voltage (2.7V to 5.5V)			
-1.8	Low Voltage (1.8V to 3.6V)			





Ordering Information

t _{WP} (max) (ms)	I _{CC} (max) (μΑ)	I _{SB} (max) (μΑ)	f _{MAX} (kHz)	Ordering Code	Package	Operation Range
10	6000	100	2000	AT25040-10PC AT25040N-10SC	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	1000	AT25040-10PC-2.7 AT25040N-10SC-2.7	8P3 8S1	Commercial (0°C to 70°C)
10	3000	100	(1)	AT25040-10PC-1.8 AT25040N-10SC-1.8	8P3 8S1	Commercial (0°C to 70°C)
10	6000	100	2000	AT25040-10PI AT25040N-10SI	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	1000	AT25040-10PI-2.7 AT25040N-10SI-2.7	8P3 8S1	Industrial (-40°C to 85°C)
10	3000	100	(1)	AT25040-10PI-1.8 AT25040N-10SI-1.8	8P3 8S1	Industrial (-40°C to 85°C)

Note: 1. To be characterized.

Package Type				
8P3	8P3 8 Lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)			
8S1	8 Lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)			
Options				
Blank	nk Standard Device (4.5V to 5.5V)			
-2.7	-2.7 Low Voltage (2.7V to 5.5V)			
-1.8	Low Voltage (1.8V to 3.6V)			

2-114 AT25010/020/040