Preliminary Information



Integrated Systems, Inc.

VCSO BASED FREQUENCY TRANSLATOR

GENERAL DESCRIPTION

The M2006-04 is a VCSO (Voltage Controlled SAW



Oscillator) based clock generator PLL designed for clock frequency translation and jitter attenuation. It features serially programmable configuration of PLL frequency translation ratios, including FEC and inverse FEC. The device is

similar to the M2006-11 (with compatible pins and functions) except that it omits automatic protection switching (APS) and phase compensation (APC).

FEATURES

- ◆ Integrated SAW (surface acoustic wave) delay line
- VCSO frequency from 300 to 700MHz (Specify center frequency at time of order)
- ◆ Low phase jitter 0.5ps rms, typical (12kHz to 20MHz or 50kHz to 80MHz)
- Similar to the M2006-11 (and pin-compatible), but omits APS (automatic protection switching) and APC
- ◆ Ideal for use with an unstable reference (that which results in phase detector jitter beyond 2 ns under normal operating conditions)
- ◆ Narrow Bandwidth (NBW) control pin provides manual PLL control (set high for narrow bandwidth)
- Clock Add/Drop feature enables data FIFO centering
- Universal differential reference inputs support LVDS. LVPECL, as well as single-ended LVCMOS, LVTTL
- Power-up frequency translation ratio of x32 useful for 19.44MHz input and 155.52 or 622.08MHz output
- Single 3.3V power supply
- Small 9 x 9 mm SMT (surface mount) package

SIMPLIFIED BLOCK DIAGRAM





Figure 1: Pin Assignment

Example Input / Output Frequency Combinations

Input Clock (MHz)	VCSO Freq ¹ (MHz)	Output Freq (MHz)	Application
19 44	622.08	622.08	OC-12/48
10.11	022.00	155.52	
19.53125	625.00	156.25	Gigabit Ethernet

Table 1: Example Input / Output Frequency Combinations Using Power-up PLL Ratio

Note 1: Specify VCSO center frequency at time of order



Figure 2: Simplified Block Diagram

Revised 29Apr2003



M2006-04 VCSO Based Frequency Translator Preliminary Information

PIN DESCRIPTIONS

1, 2, 3, 10, 14, 26 4 9 5 8 6	GND OP_IN nOP_IN nOP_OUT OP_OUT nVC VC	Ground Input Output		Power supply ground connections.
4 9 5 8 6	OP_IN nOP_IN nOP_OUT OP_OUT nVC VC	Input Output		External loop filter connections. See Figure 5.
5 8 6	nOP_OUT OP_OUT nVC VC	Output		External loop filter connections. See Figure 5.
6	nVC VC			External Loop Filter, on pg. 7.
7		Input		
11, 19, 33	VCC	Power		Power supply connection, connect to +3.3V.
12 13	FOUT1 nFOUT1	Output	No internal terminator	Cleak output pairs Differential LVPECI
15 16	FOUT0 nFOUT0	Output		
17	P1	Input	Internal pull-down resistor ¹	P Divider control. LVCMOS/LVTTL. For P1: Logic 1 sets divider to 4 Logic 0 sets divider to 1 See Table 5, P Divider Selection, on pg. 3
18 20 21	S_CLOCK S_DATA S_LOAD	Input	Internal pull-down resistors ¹	Serial input mode selection. LVCMOS/LVTTL. See Table 6, Serial Mode Function, on pg. 5 for how these three pins are used in combination.
22 29	REF_SEL1 REF_SEL0	Input	Internal pull-down resistors ¹	Reference clock input selection. LVCMOS/LVTTL. See Table 3, Reference Clock Input Selection, on pg. 3
23	nDIF_REF0	Input	Internal pull-up resistor ¹	Reference clock input pair 0.
24	DIF_REF0	input	Internal pull-down resistor ¹	Differential LVPECL or LVDS.
25	REF_CLK	Input	Internal pull-down resistor ¹	Reference clock input. LVCMOS/LVTTL.
27	nDIF_REF1	Input	Internal pull-up resistor ¹	Reference clock input pair 1.
28	DIF_REF1	input	Internal pull-down resistor ¹	Differential LVPECL or LVDS.
30	ADD_CLK			Increases M divider count by 1 for one phase detector cycle, which adds one extra VCSO clock cycle over time (clock slip). LVCMOS/LVTTL.
31	DROP_CLK	Input	Internal pull-down resistor ¹	Decreases M divider count by 1 for one phase detector cycle, which removes one VCSO clock cycle over time (clock slip). LVCMOS/LVTTL. See Table 9, Add / Drop Functions, on pg. 8.
32	NBW	Input	Internal pull-up resistor ¹	Narrow Bandwidth enable. LVCMOS/LVTTL: Logic 1 - Narrow loop bandwidth, ${\sf R}_{\sf IN}$ set to $2M\Omega$ Logic 0 - Wide (normal) bandwidth, ${\sf R}_{\sf IN}$ set to $50k\Omega$
34, 35, 36	DNC			Do Not Connect.

Note 1: For typical values of internal pull-down and pull-up resistors, see DC Characteristics on pg. 9.



DETAILED BLOCK DIAGRAM



PLL DIVIDER SELECTION TABLES

Reference Clock Input Selection

REF_S Pin Se (Pins 2	EL1:0 ttings 22, 29)	Reference Input Selection
0	0	DIF_REF0, nDIF_REF0
0	1	DIF_REF1, nDIF_REF1
1	0	BEE CLK
1	1	

Table 3: Reference Clock Input Selection

Serial Programming M and R Divider Values

Serial Bits	Settings per Bit	Definition				
T2:0	<u>210</u>	Bandwidth and Test Values				
	000	Normal Bandwidth *				
	100	Narrow Bandwidth *				
	Note: T1 and T0	used for test automation, must be set to 0				
R8:0	<u>876543210</u>	Feedback Divider Value "R"				
	000000001	R = 1 minimum, power-up default				
	00010000	R = 16				
	11111111	R = 511 maximum				
M9:0	9876543210	Reference Divider Value "M"				
	000000011	M = 3 minimum				
	0000100000	M = 32 power-up default				
	1111111111	M = 1023 maximum				
	Table 4: Seria	al Programming M and R Divider Values				

P Divider Selection

P1 Pin Setting (Pin 17)	P Divider Value	M2006-04-622.0800 Output Frequency, FOUT1 (MHz)
1	4	155.52
0	1	622.08

Table 5: P Divider Selector, Values, and Frequencies

Note *: If either the T2 bit or the NBW pin is asserted (logic 1, HIGH), the device goes into Narrow Bandwidth mode. See also Figure 4, Serial Configuration Register, on pg. 5 and the subsection titled Narrow Bandwidth (NBW) Pin, on pg. 6.



FUNCTIONAL DESCRIPTION

The M2006-04 is a PLL (Phase Locked Loop) based clock generator that generates output clocks synchronized to one of three selectable input reference clocks.

An internal high "Q" SAW filter provides low jitter signal performance and controls the output frequency of the VCSO (Voltage Controlled SAW Oscillator).

The M2006-04 will default to a multiplying factor of 32 on power-up. The multiplying factor can be changed by serially programming the input and feedback dividers by way of the serial programming register.

A differential LVPECL signal provides the output clock for the device. A second differential output, which can be programmed to divide the output frequency by a factor of 4, is also available. The output frequency can be momentarily increased or decreased to add or subtract one net output clock cycle by asserting the ADD_CLK or DROP_CLK inputs, respectively.

An external loop filter sets the PLL bandwidth which can be optimized to provide jitter attenuation of the input reference clock.

The frequency agility, bandwidth control, and protection switch features make the M2006-04 ideal for use as a clock jitter attenuator, frequency translator, and clock frequency generator in OC-3 through OC-192 applications.

Input Reference Clocks

One input reference clock is selected from among two differential LVPECL clocks and one single-ended LVCMOS / LVTTL clock. The maximum input frequency is 700MHz.

The input reference clock is selected from DIF_CLK 0, DIF_CLK 1, or REF_CLK by selecting the appropriate REF_SEL0 and REF_SEL1 inputs.

The PLL

The PLL uses a phase detector and configurable dividers to synchronize the output of the VCSO with selected reference clock.

The "M Divider" divides the VCSO frequency, feeding the result into the phase detector. The selected input reference clock is divided by the "R Divider". The result is fed into the other input of the phase detector.

The phase detector compares its two inputs. It then outputs pulses to the loop filter as needed to increase or decrease the VCSO frequency and thereby match and lock the divider output's frequency and phase to those of the input reference clock.

M Divider, R Divider, and VCSO Frequency

The relationship between the VCSO (Fvcso) frequency, the M and R dividers, and the input reference frequency (Fref_clk) is:

The ratio of M/R times input frequency must be such that it falls within the "lock" range of the VCSO.

On power-up the M and R dividers are set to 32 and 1, respectively. The M divider (10-bits) can be programmed for a maximum value of 1023 and a minimum value of 4. The R divider (9-bits) can be set to a maximum value of 511 and a minimum value of 1.

P Divider and Outputs

The M2006-04 provides a total of two differential LVPECL output pairs: FOUT0 and FOUT1. FOUT0 operates at the VCSO frequency while FOUT1 can operate at the VCSO frequency (Fvcso) or 1/4 Fvcso.

For example, FOUT1 can output 155.52MHz while FOUT0 outputs 622.08MHz.

One output divider (the "P" divider) is for the FOUT1 output pair. The P divider divides the VCSO frequency to produce one of two output frequencies (Fvcso or 1/4 Fvcso). The P1 pin selects the value for the P divider: logic 1 sets P to 4, logic 0 sets P to 1.

See Table 5, P Divider Selection, on pg. 3.



Serial Configuration Register

The M2006-04 is serially programmed by way of a three-wire interface, with the inputs being S_DATA, S_CLOCK, and S_LOAD.

When S_LOAD is LOW, configuration data is serially loaded from S_DATA into the Serial Configuration Register (or "shift register") with the rising edge of S_CLOCK. The T2 bit is loaded first, M0 last. (See point "a" in the timing diagram: "Figure 4, P Divider and Outputs," below.)

The contents of the shift register are loaded in parallel into the R and M dividers when S_LOAD transitions to HIGH (at point "b" in the timing diagram.)

The divider values are "latched" when S_LOAD transitions to LOW again (at point "c" in the diagram). This means the divider values remain loaded and unaffected by any serial input.

(If S_LOAD is held HIGH, any S_DATA input is passed directly to the R and M dividers on each rising edge of S_CLOCK.)

Serial Programming Timing Diagram



See also:

- Table 6, Serial Mode Function, below

- Figure 9, Setup and Hold Time, on pg. 11

Points a, b, and c used in section "Serial Configuration Register" above.

T1 and T0, which are used for test automation, must be set to 0.

T2 is set to 1 for normal bandwidth, 0 for narrow bandwidth. (If either NBW pin or T2 is asserted, device goes into Narrow Bandwidth mode.)

igure 4: Serial Programming Timing Diagram

Serial Mode Function

L = Low; H = High; X = Don't care; \uparrow = Rising Edge Transition; \downarrow = Falling Edge Transition

S_LOAD	S_CLOCK	S_DATA	Conditions
L	Ť	Data	Serial input mode. Shift register loads state of S_DATA on each rising clock of S_CLOCK. (However, serial input does not affect the values in the R and M dividers.)
↑	L	Data	Entire contents of the shift register are passed (in parallel) to the R and M dividers.
\downarrow	L	Data	R and M divider values are latched.
L	Х	Х	Serial input does not affect the values in the R and M dividers.
Н	Ţ	Data	Serial input affects dividers: S_DATA passed directly to R and M dividers as it is clocked.

Table 6: Serial Mode Function

		Figure

Revised 29Apr2003



Narrow Bandwidth (NBW) Pin

The M2006-04 includes a manual narrow bandwidth (NBW) setting that can be selectively enabled by asserting the NBW input (pin 32) to logic 1. When the NBW pin is logic 0, the M2006-04 operates in the nominal wider bandwidth mode.

If either NBW pin or the serially programmed T2 bit is asserted (logic 1, HIGH), the device goes into Narrow Bandwidth mode. See Table 4, Serial Programming M and R Divider Values, on pg. 3 and Figure 4, Serial Configuration Register, on pg. 5

In relation to the APS circuit, the NBW setting functions as follows:

- Setting NBW to logic 1, the NBW function overrides the APS circuit to force narrow bandwidth mode.
- Setting NBW to logic 0, the APS circuit can automatically turn on and off narrow bandwidth mode.

The NBW pin operates by controlling the values of R_{IN} , an internal loop filter component as illustrated in Figure 3, pg. 3. In normal operation when NBW is set to logic 0, R_{IN} = 16k Ω When NBW is asserted to logic 1, R_{IN} is increased to 2M Ω

NBW Pin Setting (Pin 32)	Internal Value R _{IN} ¹	PLL Configuration (Loop Bandwidth)
0	50k Ω	Normal Loop Bandwidth
1	2MΩ	Narrow Loop Bandwidth
		Table 7: NBW Pin Settings

Note 1: With the same set of loop filter components

Compared to normal operation (when pin NBW = logic 0), setting NBW to logic 1 does the following:

- · Loop bandwidth is decrease by a factor of 40
- Loop damping factor is decreased by a factor of 6.3

Indiscriminate use of the NBW pin can lead to an under damped loop configuration. A loop damping factor of >0.5 should be maintained to assure stable loop operation.

M2006-04 VCSO Based Frequency Translator

Preliminary Information

The NBW pin is useful for two main applications:

- NBW can be selectively asserted high to manually assert and hold a temporary narrow loop bandwidth operation during the phase locking to a newly selected clock reference input. When configured with the right loop filter component values, this can assure that M2006-04 clock output slew rate is sufficiently decreased to meet GR-253-CORE MTIE and TDEV.
- NBW can be tied to logic 1 to permanently enable lower loop bandwidth which might be preferred for a given jitter attenuation application.

Loop Bandwidth Calculator

A free loop bandwidth calculator is available.

Call 508-852-5400, ICS Communications Modules business unit (CMBU), Worcester, MA.

This calculator can be used to determine the loop filter values needed to obtain a desired loop bandwidth and damping factor. Pass band peaking can also be calculated. The calculator is also useful for understanding the effect of the NBW selection on loop filter characteristics.



External Loop Filter

To provide stable PLL operation, and thereby a low jitter output clock, the M2006-04 requires the use of an external loop filter components. These are connected to the provided filter pins (see Figure 5). Due to the differential signal path design, the implementation consists of two identical complementary RC filters as shown in Figure 5, below.



PLL bandwidth is affected by the "M" value as well as

the VCSO frequency. See Table 8, External Loop Filter Component Values, on pg. 7.

External Loop Filter Component Values ¹ M2006-04-622.080

VCSO Parameters: K_{VCO} = 800kHz/V, VCSO Bandwidth = 70kHz

Device Configuration				Example External Loop Filter Component Values			Nominal Performance Using These Values					
F _{Ref} (MHz)	F _{Phase} Detector (MHz)	F _{vcso} (MHz)	M Divider Value	NBW Pin	R _{in}	R loop	C loop	R post	C post	PLL Loop Bandwidth	Damping Factor	Passband Peaking (dB)
19 44	19 44	622.08	32	0	50k	- 39kΩ 0.10μF	0 10uF	0.10μF 20kΩ	220pF	3.4kHz	4.4	0.1
10.11	10.11	022.00	02	1	2M		0.10µ1			115Hz	0.7	2.2
10 //	10 //	622.08	30	0	50k	150kO	0 10µF	82kO	15nF	14kHz	16.77	0.001
13.44	19.44 022.00	022.00	02	1	2M	1001132	orropa	<u>CERE</u>		310Hz	2.7	0.25
10 //	10 //	622.08	30	0	50k	9100 10uE	100k0 220nE	220nE	770Hz	10	0.02	
13.44	13.77	022.00	02	1	2M	31022	τομι	100K22	22001	20Hz	1.6	0.5
155 52	155 52	622.08	Λ	0	50k	15kO	15k0 0 10uE	0.10μF 100kΩ	Ω 15pF	10kHz	4.7	0.1
100.02	100.02	022.00	-	1	2M	10//22	0.10µ1			338Hz	0.75	2.0
155 52	55 52 155 52 622 09 4	0	50k	2kO	10uE	FOKO	220nE	1.4kHz	6.3	0.05		
100.02	100.02	022.00	-	1	2M	2122	10µi 50ks2	00822	JOK32 22001	40Hz	1	1.25

Table 8: External Loop Filter Component Values

Note 1: K_{VCO}, VCSO Bandwidth, M Divider Value, and External Loop Filter Component Values determine Loop Bandwidth, Damping Factor, and Passband Peaking.

7 of 12

Revised 29Apr2003



M2006-04 VCSO Based Frequency Translator Preliminary Information

Add / Drop Clock

The ADD_CLK and DROP_CLK inputs increment or decrement the M (feedback) divider on the rising edge of the Add or Drop clock for one phase detector cycle. This results in a momentary increase or decrease in output frequency and an extra or missing VCSO output clock cycle (clock slip) relative to the input reference clock.

The ADD_CLK (pin 30) and DROP_CLK (pin 31) inputs are intended to be used for pointer realignment in the data channel FIFO register. The assertion of either pin imparts a single VCSO cycle slip over time. The rate at which the cycle occurs is determined by the loop filter bandwidth, which is influenced by the external loop filter components selection (see Table 8, External Loop Filter Component Values, on pg. 7).

Adding One Clock Cycle

When ADD_CLK is transitioned from low to high, one extra clock will be output by the VCSO relative to the reference input. This is accomplished by incrementing the feedback divider (M Divider) by one count for one phase detector cycle period (one R Divider output cycle).

This incrementing of the feedback divider creates an immediate error at the phase detector input equal to one VCSO clock cycle. In the process of relocking the phase of the M Divider output to the R Divider output, the PLL forces the VCSO frequency to slightly increase (several ppm) and then decrease once locked. The net effect is a single "cycle slip" of the VCSO over several

milliseconds. A VCSO frequency of 622.08MHz represents a cycle time of 1.6 nsec, which is the phase error imparted on the phase detector with one ADD_CLK command.

Dropping One Clock Cycle

The DROP_CLK pin works the same way, except that when this pin transitions from to low to high, the feedback counter is decremented by one count which subtracts one VCSO output clock over time.

How Assertions Affect the Add / Drop Functions

Both ADD_CLK and DROP_CLK modify the M Divider following the next rising edge of the reference clock into the phase detector (the R Divider output). Only one ADD_CLK assertion or DROP_CLK assertion can be made per phase detector clock cycle. Additional assertions during a given phase detector cycle will be ignored. Additional assertions prior to phase detector realignment will accumulate as additional phase detector error, and will cause further VCSO frequency offset.

How Output Divider Affects the Add / Drop Functions

The divider block (P Divider) between the VCSO output and the FOUT1 clock output pair also influences the effect of ADD_CLK and DROP_CLK assertions relative to the FOUT1 output. When P1 is low (forces P Divider = 1) the ADD_CLK or DROP_CLK pin will add or subtract one entire clock cycle upon a single assertion (this is always true for the FOUT0 output clock pair). When P1 is high (forces P Divider = 4) the ADD_CLK or DROP_CLK pin will add or subtract one quarter of a clock cycle upon a single

Add / Drop Functions

X = Don't care; T =	Rising Edge Transition	
ADD_CLK	DROP_CLK	Conditions
↑	Х	Adds one extra clock cycle to the VCSO clock output, over time, when asserted.
Х	ſ	Subtracts one clock cycle to the VCSO clock output, over time, when asserted.

Table 9: Add / Drop Functions



ABSOLUTE MAXIMUM RATINGS¹

Symbol	Parameter	Rating	Unit
V	Inputs	-0.5 to V _{CC} +0.5	V
Vo	Outputs	-0.5 to V _{CC} +0.5	V
V _{cc}	Power Supply Voltage	4.6	V
Τ _s	Storage Temperature	-45 to +100	Oo
		Table 10: Absolute Maxi	mum Dotingo

Note 1:Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings and stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in Recommended Conditions of Operation, DC Characteristics, or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

RECOMMENDED CONDITIONS OF OPERATION

Symbol	Parameter	Min	Тур	Max	Unit
V _{cc}	Positive Supply Voltage	3.135	3.3	3.465	V
T _A	Ambient Operating Temperature	0		+70	°C
		Table 11: Recon	nmended C	conditions o	f Operation

ELECTRICAL SPECIFICATIONS

DC Characteristics

Unless stated otherwise, $V_{cc} = 3.3$ Volts $\pm 5\%$, $T_A = 0$ °C to 70 °C, VCSO Frequency = $F_{OUT} = 622-675$ MHz, Outputs terminated with 50 Ω to $V_{cc} - 2V$

	Symbol	Parameter		Min	Тур	Max	Unit
Power Supply	V _{CC}	Positive Supply Voltage		3.135	3.3	3.465	V
	I _{cc}	Power Supply Current	-		162		mA
Differential Inputs	V _{P-P}	Peak to Peak Input Voltage	DIF_REF0, nDIF_REF0, DIF_REF1, nDIF_REF1	0.15			V
	V _{CMR}	Common Mode Input		0.5		V _{cc} 85	V
LVCMOS / LVTTL Inputs	V _{IH}	Input High Voltage	P1, S_LOAD, S_CLOCK, - S_DATA, REF_SEL0, REF_SEL1, REF_CLK, ADD_CLK, DROP_CLK, NBW	2		V _{cc} + 0.3	V
	V _{IL}	Input Low Voltage		-0.3		0.8	V
Inputs with Pull-down	I _{IH}	Input High Current	- (All Inputs <i>except</i> nDIF_REF0, - _ nDIF_REF1, NBW) _			150	μA
	I _{IL}	Input Low Current		-5			μA
	R _{pulldown}	Internal Pull-down Resistor			51		kΩ
Inputs with Pull-up	I _{IH}	Input High Current	nDIF_REF0, nDIF_REF1, NBW			5	μΑ
	I	Input Low Current		-150			μΑ
	R _{pullup}	Internal Pull-up Resistor			51		kΩ
All Inputs	C _{in}	Input Capacitance	All Inputs			4	pF
Differential Outputs	V _{OH}	Output High Voltage	FOUT_0, nFOUT_0, FOUT_1, _ nFOUT_1	V _{cc} - 1.4		V _{cc} - 1.0	V
	V _{OL}	Output Low Voltage		V _{cc} - 2.0		V _{cc} - 1.7	V
	V _{P-P}	Peak to Peak Output Voltage		0.6		0.85	V
						Table 10.	DC Characteristics

Table 12: DC Characteristics



ELECTRICAL SPECIFICATIONS (CONTINUED)

AC Characteristics Unless stated otherwise, $V_{cc} = 3.3$ Volts $\pm 5\%$, $T_A = 0$ °C to 70 °C, VCSO Frequency = $F_{out} = 622-675$ MHz, Outputs terminated with 50 Ω to $V_{cc} - 2V$

Symbol	Parameter		Min	Тур	Max	Unit	Test Conditions
F _{IN}	Input Frequency	DIF_REF0, nDIF_REF0, DIF_REF1, nDIF_REF1	0.3		700	MHz	
		S_CLOCK			50	MHz	
		REF_CLK	0.3		200	MHz	
F _{PD}	Phase Detector Frequency Range				175	MHz	
F _{OUT}	Output Frequency Range	FOUT0, nFOUT0, FOUT1, nFOUT1	75		700	MHz	
APR	VCSO Pull-Range		±120	±200		ppm	
Φn	Single Side Band Phase Noise @622.08MHz	1kHz Offset		-72		dBc/Hz	Fin=19.44_MHz M=32, R=1
		10kHz Offset		-94		dBc/Hz	
		100kHz Offset		-123		dBc/Hz	,
J(t)	Jitter (rms)	12kHz to 20MHz		0.5		ps	
		50kHz to 80MHz		0.5		ps	
odc	Output Duty Cycle ¹		40	50	60	%	P1 = 0 or 1
t _R	Output Rise Time ¹ for FOUT0, nFOUT0 and FOUT1,nFOUT1	P1 = 0	200	275	400	ps	20% to 80%
t _F	Output Fall Time ¹ for FOUT0, nFOUT0 and FOUT1,nFOUT1	P1 = 0	200	275	400	ps	20% to 80%
ts	Setup Time	S_DATA to S_CLOCK	5			ns	
		S_CLOCK to S_LOAD	5			ns	
t _H	Hold Time	S_DATA to S_CLOCK	5			ns	
		S_CLOCK to S_LOAD	5			ns	
t _{LOCK}	PLL Lock Time				100	ms	
t _{IPW}	Input Pulse Width ¹	S_LOAD	10			ns	
		ADD_CLK	10			ns	-
		DROP_CLK	10			ns	
MTIE	Mean Time Interval Error			Compliant with GR-253-CORE			

Note 1: See Parameter Measurement Information on pg. 11.

Table 13: AC Characteristics



PARAMETER MEASUREMENT INFORMATION

Input and Output Rise and Fall Time



Figure 6: Input and Output Rise and Fall Time







Figure 8: Differential Input Level

Setup and Hold Time



Revised 29Apr2003



DEVICE PACKAGE - 9 x 9mm CERAMIC LEADLESS CHIP CARRIER

Mechanical Dimensions:



Figure 10: Device Package - 9 x 9mm Ceramic Leadless Chip Carrier

ORDERING INFORMATION

For VCSO Frequency (MHz)	Order Part Number
622.08	M2006-04-622.0800
Consult ICS for the availability of	Table 14: Ordering Information

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems (ICS) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.