



## QUADRUPLE 2-INPUT NOR GATE

The HEF4001B provides the positive quadruple 2-input NOR function. The outputs are fully buffered for highest noise immunity and pattern insensitivity of output impedance.




Fig. 1 Functional diagram.




Fig. 2 Pinning diagram.

HEF4001BP : 14-lead DIL; plastic (SOT-27).  
 HEF4001BD: 14-lead DIL; ceramic (cerdip) (SOT-73).  
 HEF4001BT : 14-lead mini-pack; plastic  
 (SO-14; SOT-108A).



7275424.2

Fig. 3 Logic diagram (one gate).

FAMILY DATA  
**I<sub>DD</sub> LIMITS category GATES**

see Family Specifications

## A.C. CHARACTERISTICS

 $V_{SS} = 0 \text{ V}$ ;  $T_{amb} = 25^\circ\text{C}$ ;  $C_L = 50 \text{ pF}$ ; input transition times  $\leq 20 \text{ ns}$ 

	$V_{DD}$ V	symbol	typ	max	typical extrapolation formula
Propagation delays $I_n \rightarrow O_n$ HIGH to LOW	5	t <sub>PHL</sub>	60	120	ns
	10		25	50	ns
	15		20	40	ns
	5	t <sub>PLH</sub>	50	100	ns
	10		25	45	ns
	15		20	35	ns
	5	t <sub>THL</sub>	60	120	ns
	10		30	60	ns
	15		20	40	ns
	5	t <sub>TLH</sub>	60	120	ns
	10		30	60	ns
	15		20	40	ns

	$V_{DD}$ V	typical formula for P ( $\mu\text{W}$ )	where
Dynamic power dissipation per package (P)	5 10 15	$1100 f_i + \sum(f_o C_L) \times V_{DD}^2$ $5000 f_i + \sum(f_o C_L) \times V_{DD}^2$ $14\,200 f_i + \sum(f_o C_L) \times V_{DD}^2$	$f_i$ = input freq. (MHz) $f_o$ = output freq. (MHz) $C_L$ = load capacitance (pF) $\sum(f_o C_L)$ = sum of outputs $V_{DD}$ = supply voltage (V)