

8 Link Inverse Multiplexer for ATM (IMA) / UNI PHY

FEATURES

IMA

- Supports up to 8 T1, E1, ADSL or unchannelized links and up to 4 IMA groups with 1 to 8 links/group.
- Link and Group State Machines implemented on-chip requiring no real time software in the data path.
- Fully compliant with the ATM Forum Inverse Multiplexer for ATM (IMA) 1.1 specification and backward compatible to IMA 1.0.
- Supports both independent transmit clock (ITC) and common transmit clock (CTC) modes.
- Supports all IMA Group Symmetry modes: Symmetric/Asymmetric configuration and operation.
- Differential delay tolerance of 279 ms (for T1 links) and 226 ms (for E1 links).
- Performs IMA differential delay calculation and synchronization.
- Provides programmable limit on allowable differential delay and minimum number of links per group.

- Performs ICP and stuff-cell insertion and removal.
- Supports IMA frame length (M) equal to 32, 64, 128, or 256.
- Provides IMA layer statistic counts and alarms for support of IMA Performance and Failure Alarm Monitoring and MIB support.
- Provides per link counters for statistics and performance monitoring.

UNI

- Each link is software configurable as either a UNI or part of an IMA group.
- Performs receive cell Header Error Check (HEC) checking and transmit cell HEC generation.
- Optionally supports receive cell payload unscrambling and transmit cell payload scrambling.
- Provides TC layer statistics counts and alarms for MIB support.

ATM OVER FRACTIONAL T1/E1

- Supports ATM over Fractional T1/E1 compliant with the ATM Forum AF-PHY-0130.00 specification.

LINE INTERFACE

- 8 T1, E1, ADSL or unchannelized links via 2-pin line interfaces.


UTOPIA / ANY-PHY INTERFACE

- Supports 8- and 16-bit UTOPIA L2 and Any-PHY cell interfaces at clock rates up to 52 MHz.
- UTOPIA L2 transmit and receive slave appears as an 8-port multi-PHY.
- UTOPIA L2 receive slave can also appear as a single port with the logical port provided as a prepend.
- Any-PHY transmit slave appears as an 8 port multi-PHY. The PHY-ID of each cell is identified using in-band addressing.
- Any-PHY receive slave appears as a single device. The PHY-ID of each cell is identified using in-band addressing.

LOOPBACK AND DIAGNOSTICS

- Supports UTOPIA Side Loopback.
- Supports Line Side Loopback.
- Supports per group ICP cell trace capability.

BLOCK DIAGRAM



8 Link Inverse Multiplexer for ATM (IMA) / UNI PHY

SOFTWARE

- The S/UNI-IMA device driver, written in ANSI C, provides a well-defined Application Programming Interface (API) and low level utility functions for diagnostics and debugging purposes.
- Software wrappers are used for RTOS-related functions making the S/UNI-IMA device driver portable to any Real Time Operating System (RTOS) environment.

GENERAL


- 16-bit interface for 1M x 16 SDRAM.
- Provides a 16-bit microprocessor interface for configuration, statistics gathering and Link and Unit Management.
- Provides a standard 5-pin P1149 JTAG port.
- Low-power 1.8 V CMOS with TTL-compatible I/O.
- 324-pin plastic ball grid array (PBGA) package.

APPLICATIONS


- DSLAMs.
- Wireless Basestations.
- Integrated Access Devices (IADs).
- Access Concentrators.

TYPICAL APPLICATIONS

INTEGRATED ACCESS DEVICE (IAD)



DSLAM WAN UPLINK



Head Office:
 PMC-Sierra, Inc.
 8555 Baxter Place
 Burnaby, B.C. V5A 4V7
 Canada
 Tel: 604.415.6000
 Fax: 604.415.6200

To order documentation,
 send email to:
 document@pmc-sierra.com
 or contact the head office,
 Attn: Document Coordinator

All product documentation is available
 on our web site at:
<http://www.pmc-sierra.com>
 For corporate information,
 send email to:
 info@pmc-sierra.com

PMC-2001521 (p3)
 © Copyright PMC-Sierra, Inc. 2001. All
 rights reserved. August 2001
 S/UNI is a registered trademark of
 PMC-Sierra, Inc. SBI, AAL1gator-4,
 FREEDM-8, COMET-QUAD, VORTEX,
 Any-PHY, and PMC-Sierra are trademarks
 of PMC-Sierra, Inc.