Integrated Relay, Inductive Load Driver

This device is used to switch inductive loads such as relays, solenoids incandescent lamps, and small DC motors without the need of a free-wheeling diode. The device integrates all necessary items such as the MOSFET switch, ESD protection, and Zener clamps. It accepts logic level inputs thus allowing it to be driven by a large variety of devices including logic gates, inverters, and microcontrollers.

Features

- Provides a Robust Driver Interface Between D.C. Relay Coil and Sensitive Logic Circuits
- Optimized to Switch Relays from 3.0 V to 5.0 V Rail
- Capable of Driving Relay Coils Rated up to 2.5 W at 5.0 V
- Internal Zener Eliminates the Need of Free–Wheeling Diode
- Internal Zener Clamp Routes Induced Current to Ground for Quieter Systems Operation
- Low V_{DS(ON)} Reduces System Current Drain

Typical Applications


- Telecom: Line Cards, Modems, Answering Machines, FAX
- Computers and Office: Photocopiers, Printers, Desktop Computers
- Consumer: TVs and VCRs, Stereo Receivers, CD Players, Cassette Recorders
- Industrial:Small Appliances, Security Systems, Automated Test Equipment, Garage Door Openers
- Automotive: 5.0 V Driven Relays, Motor Controls, Power Latches, Lamp Drivers



ON Semiconductor®

http://onsemi.com


Relay, Inductive Load Driver Silicon SMALLBLOCK[™] 0.5 Ampere, 8.0 V Clamp



ORDERING INFORMATION

| Device | Package | Shipping [†] |
|-------------|---------|-----------------------|
| NUD3105DMT1 | SC-74 | 3000/Tape & Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.



MAXIMUM RATINGS (T_J = 25° C unless otherwise specified)

| Symbol | Rating | Value | Unit |
|------------------|--|------------|-----------------|
| V _{DSS} | Drain to Source Voltage – Continuous | 6.0 | V _{dc} |
| V _{GS} | Gate to Source Voltage – Continuous | 6.0 | V _{dc} |
| I _D | Drain Current – Continuous | 500 | mA |
| Ez | Single Pulse Drain–to–Source Avalanche Energy (T _{Jinitial =} 25°C) | 50 | mJ |
| TJ | Junction Temperature | 150 | °C |
| T _A | Operating Ambient Temperature | -40 to 85 | °C |
| T _{stg} | Storage Temperature Range | | °C |
| P _D | Total Power Dissipation (Note 1) Derating Above 25°C | 380 1.5 | mW mW/°C |
| R_{\thetaJA} | Thermal Resistance Junction-to-Ambient | 329 | °C/W |

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
1. This device contains ESD protection and exceeds the following tests: Human Body Model 2000 V per MIL_STD-883, Method 3015. Machine Model Method 200 V.

TYPICAL ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise noted)

| Symbol | Characteristic | Min | Тур | Max | Unit |
|---------------------|---|------------------|-----------------------|---------------------------------|-------|
| OFF CHAR | ACTERISTICS | | | | |
| V _{BRDSS} | Drain to Source Sustaining Voltage (Internally Clamped) (I _D = 10 mA) | 6.0 | 8.0 | 9.0 | V |
| B _{VGSO} | I _g = 1.0 mA | - | - | 8.0 | V |
| I _{DSS} | Drain to Source Leakage Current (V _{DS} = 5.5 V , V _{GS} = 0 V, T _J = 25°C) (V _{DS} = 5.5 V, V _{GS} = 0 V, T _J = 85°C) | | | 15 15 | μΑ |
| I _{GSS} | Gate Body Leakage Current $(V_{GS} = 3.0 \text{ V}, V_{DS} = 0 \text{ V})$ $(V_{GS} = 5.0 \text{ V}, V_{DS} = 0 \text{ V})$ | 5.0 | | 35 65 | μΑ |
| ON CHARA | CTERISTICS | · | | | |
| V _{GS(th)} | Gate Threshold Voltage $(V_{GS} = V_{DS}, I_D = 1.0 \text{ mA})$ $(V_{GS} = V_{DS}, I_D = 1.0 \text{ mA}, T_J = 85^{\circ}\text{C})$ | 0.8 0.8 | 1.2 - | 1.4 1.4 | V |
| R _{DS(on)} | | - - - - | - - - - - | 1.2 1.3 0.9 1.3 0.9 | Ω |
| I _{DS(on)} | Output Continuous Current ($V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V}$) ($V_{DS} = 0.25 \text{ V}, V_{GS} = 3.0 \text{ V}, T_J = 85^{\circ}\text{C}$) | 300 200 | 400 - | | mA |
| 9fs | Forward Transconductance (V _{OUT} = 5.0 V, I _{OUT} = 0.25 A) | 350 | 570 | - | mmhos |

TYPICAL ELECTRICAL CHARACTERISTICS (T_J = 25° C unless otherwise noted)

| Symbol | Characteristic | | Тур | Max | Unit | | |
|------------------|--|---|-----|-----|------|--|--|
| DYNAMIC C | DYNAMIC CHARACTERISTICS | | | | | | |
| C _{iss} | $ \begin{array}{l} C_{iss} \\ (V_{DS}=5.0 \ \text{V}, V_{GS}=0 \ \text{V}, \ \text{f}=10 \ \text{kHz}) \end{array} $ | | 25 | - | pF | | |
| C _{oss} | Output Capacitance $(V_{DS} = 5.0 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$ | | 37 | - | pF | | |
| C _{rss} | Transfer Capacitance $(V_{DS} = 5.0 \text{ V}, V_{GS} = 0 \text{ V}, f = 10 \text{ kHz})$ | _ | 8.0 | _ | pF | | |

SWITCHING CHARACTERISTICS

| Symbol | Characteristic | Min | Тур | Max | Units | |
|------------------|---|-----|-----|-----|-------|--|
| | Propagation Delay Times: | | | | nS | |
| t _{PHL} | High to Low Propagation Delay; Figure 1 (5.0 V) | - | 25 | _ | | |
| t _{PLH} | Low to High Propagation Delay; Figure 1 (5.0 V) | - | 80 | - | | |
| t _{PHL} | High to Low Propagation Delay; Figure 1 (3.0 V) | - | 44 | - | | |
| t _{PLH} | Low to High Propagation Delay; Figure 1 (3.0 V) | - | 44 | - | | |
| | Transition Times: | | | | nS | |
| t _f | Fall Time; Figure 1 (5.0 V) | _ | 23 | _ | | |
| t _r | Rise Time; Figure 1 (5.0 V) | - | 32 | - | | |
| t _f | Fall Time; Figure 1 (3.0 V) | - | 53 | _ | | |
| tr | Rise Time; Figure 1 (3.0 V) | - | 30 | - | - | |





Figure 1. Switching Waveforms


TYPICAL CHARACTERISTICS












Designing with this Data Sheet

- 1. Determine the maximum inductive load current (at max V_{CC} , min coil resistance & usually minimum temperature) that the NUD3105D will have to drive and make sure it is less than the max rated current.
- 2. For pulsed operation, use the Transient Thermal Response of Figure 11 and the instructions with it to determine the maximum limit on transistor power dissipation for the desired duty cycle and temperature range.
- 3. Use Figures 10 and 11 with the SOA notes to insure that instantaneous operation does not push the device beyond the limits of the SOA plot.

- 4. Verify that the circuit driving the gate will meet the $V_{GS(th)}$ from the Electrical Characteristics table.
- 5. Using the max output current calculated in step 1, check Figure 7 to insure that the range of Zener clamp voltage over temperature will satisfy all system & EMI requirements.
- 6. Use I_{GSS} and I_{DSS} from the Electrical Characteristics table to insure that "OFF" state leakage over temperature and voltage extremes does not violate any system requirements.
- 7. Review circuit operation and insure none of the device max ratings are being exceeded.



APPLICATIONS DIAGRAMS

Figure 12. A 200 mW, 5.0 V Dual Coil Latching Relay Application with 3.0 V Level Translating Interface

Max Continuous Current Calculation

for TX2–5V Relay, R1 = 178 Ω Nominal @ R_A = 25°C Assuming ±10% Make Tolerance, R1 = 178 Ω * 0.9 = 160 Ω Min @ T_A = 25°C T_C for Annealed Copper Wire is 0.4%/°C R1 = 160 Ω * [1+(0.004) * (-40°-25°)] = 118 Ω Min @ -40°C I₀ Max = (5.5 V Max - 0.25V) /118 Ω = 45 mA




Figure 13. A 140 mW, 5.0 V Relay with TTL Interface





Figure 14. A Quad 5.0 V, 360 mW Coil Relay Bank

PACKAGE DIMENSIONS

SC-74 CASE 318F-05 ISSUE K



NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH. 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.

 4. 318F–01, –02, –03 OBSOLETE. NEW STANDARD 318F–04.


| | INC | HES | MILLIMETERS | | |
|-----|--------|--------|-------------|-------|--|
| DIM | MIN | MAX | MIN | MAX | |
| Α | 0.1142 | 0.1220 | 2.90 | 3.10 | |
| В | 0.0512 | 0.0669 | 1.30 | 1.70 | |
| С | 0.0354 | 0.0433 | 0.90 | 1.10 | |
| D | 0.0098 | 0.0197 | 0.25 | 0.50 | |
| G | 0.0335 | 0.0413 | 0.85 | 1.05 | |
| н | 0.0005 | 0.0040 | 0.013 | 0.100 | |
| J | 0.0040 | 0.0102 | 0.10 | 0.26 | |
| Κ | 0.0079 | 0.0236 | 0.20 | 0.60 | |
| L | 0.0493 | 0.0649 | 1.25 | 1.65 | |
| М | 0 ° | 10 ° | 0 ° | 10 ° | |
| S | 0.0985 | 0.1181 | 2.50 | 3.00 | |

STYLE 7: PIN 1. SOURCE 1

3. DRAIN 2 4. SOURCE 2

6. DRAIN 1

SOLDERING FOOTPRINT



SMALLBLOCK is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use personal states CILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082–1312 USA Phone: 480–829–7710 or 800–344–3860 Toll Free USA/Canada Fax: 480–829–7709 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800–282–9855 Toll Free USA/Canada

Japan: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051 Phone: 81–3–5773–3850 ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative.

^{2.} GATE 1

^{4.} SOURCE 2 5. GATE 2