## FUJITSU SEMICONDUCTOR DATA SHEET

## 8-bit Proprietary Microcontroller

## CMOS

## F²MC-8L MB89660R Series

## MB89663R/665R/P665/W665

## ■ OUTLINE

The MB89660R series has been developed as a general-purpose version of the $\mathrm{F}^{2} \mathrm{MC}^{*}-8 \mathrm{~L}$ family consisting of proprietary 8 -bit single-chip microcontrollers.

In addition to a compact instruction set, the microcontrollers contain a great variety of peripheral functions such as timers, a UART, a serial interface, an 8-bit A/D converter, an input capture, an output compare, and an external interrupt. The MB89660R series is applicable to a wide range of applications from consumer products to industrial equipment.
*: F²MC stands for FUJITSU Flexible Microcontroller.

## ■ FEATURES

- Packages

QFP-64
SH-DIP-64

- $\mathrm{F}^{2}$ MC-8L family CPU core

Instruction set optimized for controllers

Multiplication and division instructions
16-bit arithmetic operations
Test and branch instructions
Bit manipulation instructions, etc.
(Continued)

## PACKAGE

64-pin Plastic SH-DIP

(DIP-64P-M01)

64-pin Plastic QFP

(FPT-64P-M06)

64-pin Ceramic SH-DIP

(DIP-64C-A06)
(Continued)

- Four types of timers

8-bit PWM timer
8/16-bit timer/counter
20-bit timebase timer

- Functions that permit communications with a variety of devices

UART which permits selection of synchronous/asynchronous communications
A serial interface that permits selection of the transfer direction

- 8 -bit A/D converter: 8 channels

Sense function capable of performing voltage compare operation in $5 \mu \mathrm{~s}$ at 10 MHz
Started by external input possible

- Real-time control

Input capture: 2 channels
Output compare: 2 channels

- External interrupt: 4 channels

Four channels are independent and capable of wake-up from low-power consumption modes (with an edge detection function).

- Low power consumption (standby modes)

Stop mode (Oscillation stops to minimize the current consumption.)
Sleep mode (The CPU stops to reduce the current consumption to approx. $1 / 3$ of normal.)
Hardware standby mode (Wake-up from this mode and activation by pin input only.)

## PRODUCT LINEUP

| Part number Item | MB89663R | MB89665R | MB89W665 | MB89P665 |
| :---: | :---: | :---: | :---: | :---: |
| Classification | Mass-produced products (mask ROM products) |  | EPROM product | One-time PROM product, also used for evaluation |
| ROM size | $8 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal mask ROM) | $16 \mathrm{~K} \times 8$ bits (internal PROM, to be programmed with general-purpose EPROM programmer) |  |
| RAM size | $256 \times 8$ bits | $512 \times 8$ bits |  |  |
| CPU functions | The number of instructions: 136 <br> Instruction bit length: 8 bits <br> Instruction length: 1 to 3 bytes <br> Data bit length: $1,8,16$ bits <br> Minimum execution time: $0.4 \mu \mathrm{~s}$ at 10 MHz <br> Interrupt processing time: $3.6 \mu \mathrm{~s}$ at 10 MHz |  |  |  |
| Ports | Output ports (CMOS): 8 <br> Output ports (N-ch open-drain): 8 (All also serve as peripherals.) <br> General-purpose I/O ports (CMOS): 36 (19 ports also serve as peripherals.) <br> Total: 52 |  |  |  |
| 8-bit PWM timer | 8 -bit interval timer operation (square wave output capable, operating clock cycle: $0.4 \mu \mathrm{~s}$ to $25.6 \mu \mathrm{~s}$ ) 8 -bit resolution PWM operation (conversion cycle: $102 \mu \mathrm{~s}$ to 6.6 ms ) |  |  |  |
| 8/16-bit timer/ counter | 2-channel 8-bit timer/counter operation (timer 1 and timer 2, each operating clock independence, square wave output capable), or 16-bit timer/counter operation (operating clock cycle: $0.8 \mu \mathrm{~s}$ to $12.8 \mu \mathrm{~s}$ ) <br> In timer 1 or 16 -bit timer/counter operation, event counter operation by external clock input |  |  |  |
| UART | Variable data length (6-, 7-, 8-bit length), built-in baud rate generator, error detection function, built-in full-duplex double buffer NRZ type transfer format, CLK synchronous/asynchronous data transfer capable <br> Transfer rate setting by dedicated band rate generator, external clock, 8-bit PWM timer |  |  |  |
| 8-bit serial I/O | 8 bits <br> LSB/MSB first selectable <br> One clock selectable from four transfer clocks <br> (one external shift clock, three internal shift clocks: $0.8 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}, 12.8 \mu \mathrm{~s}$ ) |  |  |  |
| 8-bit A/D converter | 8-bit resolution $\times 8$ channels <br> A/D conversion function (conversion time: $18 \mu \mathrm{~s}$ at 10 MHz ) <br> Sense function (conversion time: $5 \mu \mathrm{~s}$ at 10 MHz ) <br> Capable of continuous activation by an external clock or an internal clock Reference voltage input |  |  |  |
| Real-time I/O | 16-bit timer: operating clock cycle ( $0.4 \mu \mathrm{~s}, 0.8 \mu \mathrm{~s}, 1.6 \mu \mathrm{~s}, 3.2 \mu \mathrm{~s}$ ) overflow interrupt <br> Input capture: 16 bits $\times 2$ channels (External trigger edge selectable) Output capture: 16 bits $\times 2$ channels |  |  |  |

(Continued)

| Part number Item | MB89663R | MB89665R | MB89W665 | MB89P665 |
| :---: | :---: | :---: | :---: | :---: |
| External interrupt | 4 channels (source flag, enable flag independently) Rising edge/falling edge/both edges selectable Used also for wake-up from stop/sleep mode. <br> (Edge detection is also permitted in stop mode.) <br> (Wake-up from hardware standby mode is not possible) |  |  |  |
| Low-power consumption (standby modes) | Sleep mode, stop mode, and hardware standby mode |  |  |  |
| Process | CMOS |  |  |  |
| Operating voltage* (when using A/D converter) | $\begin{gathered} 2.2 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ (3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V}) \end{gathered}$ |  | $\begin{aligned} & 2.7 \mathrm{~V} \text { to } 6.0 \mathrm{~V} \\ & (3.5 \mathrm{~V} \text { to } 6.0 \mathrm{~V}) \end{aligned}$ |  |

*: Varies with conditions such as the operating frequency. (See section "■ Electrical Characteristics.")
PACKAGE AND CORRESPONDING PRODUCTS

| Package | MB89663R <br> MB89665R <br> MB89P665 | MB89W665 |
| :--- | :---: | :---: |
| DIP-64P-M01 | $\circ$ | $\times$ |
| FPT-64P-M06 | $\bigcirc$ | $\times$ |
| DIP-64C-A06 | $\times$ | $\circ$ |

$O$ : Available $\times$ :Not available
Note: For more information about each package, see section "■ Package Dimensions."

## DIFFERENCES AMONG PRODUCTS

## 1. Memory Size

Before evaluating using the OTPROM (one-time PROM) product (also used for evaluation), verify its differences from the product that will actually be used: Take particular care on the following points:

- On the MB89663R, register bank from 16 to 32 cannot be used.
- On the MB89P665, address BFF0н to BFF6н comprise the option setting area, option settings can be read by reading these addresses.
- The stack area, etc., is used.


## 2. Current Consumption

- When operated at low speed, the product with an OTPROM or an EPROM will consume more current than the product with a mask ROM.
- However, the same is the current comsumption in sleep/stop modes. (For more information, see sections Electrical Characteristics" and "■ Example Characteristics."


## 3. Mask Options

Functions that can be selected as options and how to designate these options vary with product.
Before using options, check section "■ Mask Options."
Take particular care on the following points:

- On the MB89P665, a pull-up resistor must be selected in a group of four pins for P54 to P57.
- For all products, P50 to P57 must be set for no pull-up resistor optional when an A/D converter is used.


## 4. Differences between the MB89660 and MB89660R Series

- Memory access area

Memory access area of both the MB89660R and MB89660 series is the same.

- Other Specifications

For MB89660R series, input level at P00 to P07 and P10 to P17 is fixed when the hardware is standing-by. And for MB89660 series, input level at P00 to P07 and P10 to P17 is not fixed. Therefore, when the medium voltage is input there such as input open, the standby current will increase.

- Electrical specifications/electrical characteristics

There are differences at pull down resistances of MOD0 and MOD1 between MB89660R series and MB89660 series. For more information, see "3. DC characteristics" in section "■ Electrical Characteristics". Electrical specification of the other items of MB89660R series and MB89660 series are equivalent. However, it is possible that the valid characteristic will be modified. See the corresponding characteristic respectively for detail.

## PIN ASSIGNMENT



Top view)


## PIN DESCRIPTION

| Pin no. |  | Pin name | Circuit <br> type | Function |
| :---: | :---: | :--- | :--- | :--- |

*1: DIP-64P-M01, DIP-64C-A06
(Continued)
*2: FPT-64P-M06
(Continued)

| Pin no. |  | Pin name | $\begin{aligned} & \text { Circuit } \\ & \text { type } \end{aligned}$ | Function |
| :---: | :---: | :---: | :---: | :---: |
| SH-DIP*1 | QFP* ${ }^{2}$ |  |  |  |
| 3 | 60 | P40/SCK1 | E | General-purpose I/O port Also serves as the clock I/O for the UART. This pin is of hysteresis input type and with a noise canceller. |
| 4 | 61 | P41/SO1 | E | General-purpose I/O port <br> Also serves as the data output for the UART. This pin is of hysteresis input type and with a noise canceller. |
| 5 | 62 | P42/SI1 | E | General-purpose I/O port <br> Also serves as the data input for the UART. This pin is of hysteresis input type and with a noise canceller. |
| 6 | 63 | P43/SCK2 | E | General-purpose I/O port <br> Also serves as the clock I/O for the 8-bit serial I/O interface. This pin is of hysteresis input type and with a noise canceller. |
| 7 | 64 | P44/SO2 | E | General-purpose I/O port Also serves as the data output for the 8 -bit serial I/O interface. This pin is of hysteresis input type and with a noise canceller. |
| 8 | 1 | P45/SI2 | E | General-purpose I/O port Also serves as the data input for the 8 -bit serial I/O interface. This pin is of hysteresis input type and with a noise canceller. |
| 9 | 2 | P46/PTO | E | General-purpose I/O port <br> Also serves as a toggle output for an 8-bit PWM timer. This pin is of hysteresis input type and with a noise canceller. |
| 10 | 3 | P47 | E | General-purpose I/O port This pin is of hysteresis input type and with a noise canceller. |
| 11 to 18 | 4 to 11 | P50/AN0 to P57/AN7 | H | N-ch open-drain output ports Also serve as the analog input for the A/D converter. |
| 22 to 25 | 15 to 18 | P60/INTO to P63/INT3 | E | General-purpose I/O ports These pins also serve as an external interrupt input. These pins are of hysteresis input type and with a noise canceller. |
| 64 | 57 | Vcc | - | Power supply pin |
| $\begin{aligned} & 32 \\ & 57 \end{aligned}$ | $\begin{aligned} & 25 \\ & 50 \end{aligned}$ | Vss | - | Power supply (GND) pins |
| 19 | 12 | AV ${ }_{\text {cc }}$ | - | A/D converter power supply pin |
| 20 | 13 | AVR | - | A/D converter reference voltage input pin |
| 21 | 14 | AVss | - | A/D converter power supply pin Use this pin at the same voltage as $\mathrm{V}_{\text {ss. }}$ |

*1: DIP-64P-M01, DIP-64C-A06
*2: FPT-64P-M06

## I/O CIRCUIT TYPE

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| A |  | - Oscillation feedback resistor of approximately $1 \mathrm{M} \Omega$ at 5.0 V |
| B | $\square \square$ | - CMOS input <br> - Built-in pull-down resistor (mask ROM products only) |
| C |  | - Output pull-up resistor (P-ch) of approximately $50 \mathrm{k} \Omega$ at 5.0 V <br> - Hysteresis input |
| D |  | - CMOS output <br> - CMOS input <br> - Pull-up resistor option of approximately $50 \mathrm{k} \Omega$ at 5.0 V |
| E |  | - CMOS output <br> - Hysteresis input <br> - Pull-up resistor option of approximately $50 \mathrm{k} \Omega$ at 5.0 V |
| F |  | - CMOS output |

(Continued)

## MB89660R Series

(Continued)

| Type | Circuit | Remarks |
| :---: | :---: | :---: |
| G | $\square \square$ | - Hysteresis input |
| H |  | - N-ch open-drain output <br> - Analog input <br> - Pull-up resistor option of approximately $50 \mathrm{k} \Omega$ at 5.0 V |

## HANDLING DEVICES

## 1. Preventing Latchup

Latchup may occur on CMOS ICs if voltage higher than $V_{c c}$ or lower than $V_{s s}$ is applied to input and output pins other than medium- and high-voltage pins or if higher than the voltage which shows on "1. Absolute Maximum Ratings" in section "■ Electrical Characteristics" is applied between Vcc and Vss.

When latchup occurs, power supply current increases rapidly and might thermally damage elements. When using, take great care not to exceed the absolute maximum ratings.

Also take care to prevent the analog power supply ( AVcc and AVR ) and analog input from exceeding the digital power supply ( $V_{c c}$ ) when the analog system power supply is turned on and off.

## 2. Treatment of Unused Input Pins

Leaving unused input pins open could cause malfunctions. They should be connected to a pull-up or pull-down resistor.

## 3. Treatment of Power Supply Pins on Microcontrollers with A/D Converters

Connect to be AV cc $=\mathrm{V}_{\mathrm{cc}}$ and $\mathrm{AV}_{\mathrm{ss}}=\mathrm{AVR}=\mathrm{V}_{\mathrm{ss}}$ if the $\mathrm{A} / \mathrm{D}$ converters are not in use .

## 4. Power Supply Voltage Fluctuations

Although operation is assured within the rated range of Vcc power supply voltage, a rapid fluctuation of the voltage could cause malfunctions, even if it occurs within the rated range. Stabilizing voltage supplied to the IC is therefore important. As stabilization guidelines, it is recommended to control power so that Vcc ripple fluctuations (P-P value) will be less than $10 \%$ of the standard $V \mathrm{cc}$ value at the commercial frequency ( 50 to 60 Hz ) and the transient fluctuation rate will be less than $0.1 \mathrm{~V} / \mathrm{ms}$ at the time of a momentary fluctuation such as when power is switched.

## 5. Precautions when Using an External Clock

When an external clock is used, oscillation stabilization time is required even for power-on reset (optional) and wake-up from stop mode.

## PROGRAMMING TOTHE EPROM ON THE MB89P665

The MB89P665 is an OTPROM version of the MB89660R series.

## 1. Features

- 16-Kbyte PROM on chip
- Options can be set using the EPROM programmer.
- Equivalency to the MBM27C256A in EPROM mode (when programmed with the EPROM programmer)


## 2. Memory Space

Memory space in each mode such as 16-Kbyte PROM, option area is diagrammed below.


## 3. Programming to the PROM

In EPROM mode, the MB89P665A functions equivalent to the MBM27C256A. This allows the PROM to be programmed with a general-purpose EPROM programmer (the electronic signature mode cannot be used) by using the dedicated socket adapter.

- Programming procedure
(1) Set the EPROM programmer to the MBM27C256A.
(2) Load program data into the EPROM programmer at $4000_{\text {н }}$ to 7 FFFH (note that addresses $\mathrm{COOOH}_{\mathrm{H}}$ to $\mathrm{FFFF}_{\mathrm{H}}$ while operating as a single chip correspond to 4000 н to 7 FFFH in EPROM mode).
Load option data into addresses 3FF0н to 3FF6н of the EPROM programmer. (For information about each corresponding option, see "8. Setting OTPROM Options.")
(3) Program with the EPROM programmer.


## 4. Recommended Screening Conditions

High-temperature aging is recommended as the pre-assembly screening procedure for a product with a blanked OTPROM microcomputer program.


## 5. Programming Yield

Due to its nature, bit programming test can't be conducted as Fujitsu delivery test. For this reason, a programming yield of $100 \%$ cannot be assured at all times.

## 6. Erasure Procedure

In order to clear all locations of their programmed contents, it is necessary to expose the internal EPROM to an ultraviolet light source. A dosage of 10 W -seconds $/ \mathrm{cm}^{2}$ is required to completely erase an internal EPROM. This dosage can be obtained by exposure to an ultraviolet lamp (wavelength of 2537 Angstroms ( $\AA$ )) with intensity of $12000 \mu \mathrm{~W} / \mathrm{cm}^{2}$ for 15 to 21 minuites. The internal EPROM should be about one inch from the source and all filters should be removed from the UV light source prior to erasure.

It is important to note that the internal EPROM and similar devices, will erase with light sources having wavelengths shorter than 4000 Å. Although erasure time will be much longer than with UV source at $2537 \AA$, nevertheless the exposure to fluorescent light and sunlight will eventually erase the internal EPROM, and exposure to them should be prevented to realize maximum system reliability. If used in such an environment, the package windows should be covered by an opaque label or substance.

## 7. EPROM Programmer Socket Adapter and Recommended Programmer Manufacturer

| Part number | Package | Compatible socket adapter Sun Hayato Co., Ltd. | Recommended programmer manufacturer and programmer name |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Minato Electronics Inc. |  |  | Data I/O Co., Ltd. |
|  |  |  | 1890A | 1891 | 1930 | R4945A |
| MB89W665 | SH-DIP-64 | ROM-64QF-28DP-8L5 | - |  |  | - |
| MB89P665PF | QFP-64 | ROM-64QF-28DP-8L | Recommended |  |  | Recommended |
| MB89P665 | SH-DIP-64 | ROM-64SD-28DP-8L | - |  |  | - |

Inquiry: Sun Hayato Co., Ltd.: TEL: (81)-3-3986-0403
FAX: (81)-3-5396-9106
Minato Electronics Inc.: TEL: USA (1)-916-348-6066
JAPAN (81)-45-591-5611
Data I/O Co., Ltd.:TEL: USA/ASIA (1)-206-881-6444
EUROPE (49)-8-985-8580
Note: Connect the adapter jumper pin to Vss when using.

## 8. Setting OTPROM Options

The programming procedure is the same as that for the PROM. Options can be set by programming values at the addresses shown on the memory map. The relationship between bits and options is shown on the following bit map:

- OTPROM option bit map

| Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 3FFOH | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Oscillation <br> stabilization <br> time <br> 1: Crystal <br> 0 : Ceramic | Reset pin output <br> 1: Yes <br> 0 : No | Power-on reset <br> 1: Yes <br> 0: No | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable |
| 3FF1H | P07 <br> Pull-up <br> 1: No <br> 1:Yes | P06 <br> Pull-up <br> 1: No <br> 1:Yes | P05 Pull-up 1: No 0:Yes | P04 <br> Pull-up <br> 1: No <br> 0:Yes | P03 Pull-up 1: No 0:Yes | P02 Pull-up 1: No 0:Yes | P01 <br> Pull-up <br> 1: No <br> 0:Yes | P00 Pull-up <br> 1: No <br> 0:Yes |
| 3FF2н | P17 <br> Pull-up <br> 1: No <br> 0 :Yes | P16 <br> Pull-up <br> 1: No <br> 0:Yes | P15 <br> Pull-up <br> 1: No <br> 0:Yes | P14 <br> Pull-up <br> 1: No <br> 0:Yes | P13 Pull-up 1: No 0:Yes | P12 <br> Pull-up <br> 1: No <br> 0 : Yes | P11 <br> Pull-up <br> 1: No <br> 0:Yes | P10 Pull-up <br> 1: No <br> 0:Yes |
| 3FF3H | P37 <br> Pull-up <br> 1: No <br> 0:Yes | $\begin{array}{\|l\|} \hline \text { P36 } \\ \text { Pull-up } \\ 1: \text { No } \\ 0: Y e s ~ \end{array}$ | P35 <br> Pull-up <br> 1: No <br> 0:Yes | P34 <br> Pull-up <br> 1: No <br> 0:Yes | P33 Pull-up <br> 1: No <br> 0:Yes | P32 <br> Pull-up <br> 1: No <br> 0 : Yes | P31 <br> Pull-up <br> 1: No <br> 0:Yes | P30 Pull-up <br> 1: No <br> 0:Yes |
| 3FF4H | $\begin{array}{\|l\|} \hline \text { P47 } \\ \text { Pull-up } \\ 1: \text { No } \\ 0: Y e s ~ \end{array}$ | $\begin{array}{\|l\|} \hline \text { P46 } \\ \text { Pull-up } \\ 1: \text { No } \\ 0: Y e s ~ \end{array}$ | $\begin{aligned} & \text { P45 } \\ & \text { Pull-up } \\ & 1: \text { No } \\ & 0: Y e s \end{aligned}$ | P44 <br> Pull-up <br> 1: No <br> 0:Yes | $\begin{aligned} & \text { P43 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | $\begin{aligned} & \text { P42 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & 0: \text { Yes } \end{aligned}$ | P41 <br> Pull-up <br> 1: No <br> 0:Yes | $\begin{array}{\|l\|} \hline \text { P40 } \\ \text { Pull-up } \\ \text { 1:No } \\ \text { 0:Yes } \end{array}$ |
| 3FF5 | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | $\begin{aligned} & \text { P57 to P54 } \\ & \text { Pull-up } \\ & \text { 1: No } \\ & \text { 0: Yes } \end{aligned}$ | P53 Pull-up 1: No $0: Y e s$ | P52 <br> Pull-up <br> 1: No <br> 0:Yes | P51 <br> Pull-up <br> 1: No <br> 0: Yes | P50 <br> Pull-up <br> 1: No <br> 0:Yes |
| 3FF6н | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | Vacancy <br> Readable and writable | P63 <br> Pull-up <br> 1: No <br> 0:Yes | P62 <br> Pull-up <br> 1: No <br> 0:Yes | P61 <br> Pull-up <br> 1: No <br> 0:Yes | P60 Pull-up <br> 1: No 0:Yes |

Note: •Each bit is set to ' 1 ' as the initialized value, therefore the pull-up option is not selected.

- Do not write 0 to the vacant bit.

The read value of the vacant bit is 1 , unless 0 is written to it.

## BLOCK DIAGRAM



## CPU CORE

## 1. Memory Space

The microcontrollers of the MB89660R series offer 64 Kbytes of memory for storing all of I/O, data, and program areas. The I/O area is allocated from the lowest address. The data area is allocated immediately above the I/O area. The data area can be divided into register, stack, and direct areas according to the application. The program area is allocated from exactly the opposite end, that is, near the highest address. The tables of interrupt reset vectors and vector call instructions are allocated from the highest address within the program area. The memory space of the MB89660R series is structured as illustrated below.

## Memory Space



[^0]
## 2. Registers

The F${ }^{2} \mathrm{MC}$-8L family has two types of registers; dedicated hardware registers in the CPU and general-purpose memory registers. The following dedicated registers are provided:

Program counter (PC): A 16-bit register for indicating the instruction storage positions
Accumulator (A):
A 16-bit temporary register for storing arithmetic operations, etc. When the instruction is an 8 -bit data processing instruction, the lower byte is used.

Temporary accumulator (T): A 16-bit register which is used for arithmetic operations with the accumulator When the instruction is an 8-bit data processing instruction, the lower byte is used.

Index register (IX):
A 16-bit register for index modification
Extra pointer (EP):
A 16-bit pointer for indicating a memory address
Stack pointer (SP):
A 16-bit pointer for indicating a stack area
Program status (PS):
A 16-bit register for storing a register pointer, a condition code

| 16 bits |  | Initial value |
| :---: | :---: | :---: |
| PC | : Program counter | FFFD ${ }_{\text {н }}$ |
| A | : Accumulator | Indeterminate |
| T | : Temporary accumulator | Indeterminate |
| IX | : Index register | Indeterminate |
| EP | : Extra pointer | Indeterminate |
| SP | : Stack pointer | Indeterminate |
| PS | : Program status I-flag | 0, IL1, $0=11$ |

The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)

## - Structure of the Program Status Register



The RP indicates the address of the register bank currently in use. The relationship between the pointer contents and the actual address is based on the conversion rule illustrated below.

## - Rule for Conversion of Actual Addresses of the General-purpose Register Area



The CCR consists of bits indicating the results of arithmetic operations and the contents of transfer data, and bits for control of CPU operations at the time of an interrupt.

H-flag: Set to ' 1 'when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. This flag is for decimal adjustment instructions.

I-flag: Interrupt is enabled when this flag is set to ' 1 '. Interrupt is disabled when the flag is cleared to ' 0 '. Cleared to ' 0 ' at the reset.

IL1, 0: Indicates the level of the interrupt currently allowed. Processes an interrupt only if its request level is higher than the value indicated by this bit.

| IL1 | ILO | Interrupt level | High-low |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | High |
| 0 | 1 | 2 |  |
| 1 | 0 | 3 | Low |
| 1 | 1 |  |  |

$N$-flag: Set to ' 1 ' if the MSB becomes ' 1 ' as the result of an arithmetic operation. Cleared to ' 0 ' otherwise.
Z-flag: Set to ' 1 ' when an arithmetic operation results in 0 . Cleared to ' 0 ' otherwise.
V-flag: Set to ' 1 ' if the complement on ' 2 ' overflows as a result of an arithmetic operation. Cleared to ' 0 ' if the overflow does not occur.

C-flag: Set to ' 1 ' when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared to ' 0 ' otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:
General-purpose registers: an 8-bit register for storing data
The general-purpose registers are of 8 bits and located in the register banks of the memory. One bank contains eight registers. Up to a total of 16 banks can be used on the MB89663R and a total of 32 banks can be used on the MB89665R/P665/W665. The bank currently in use is indicated by the register bank pointer (RP).

Note: The number of register banks that can be used varies with the RAM size.

- Register Bank Configuration

$$
\text { This address }=0100_{\mathrm{H}}+8 \times(\mathrm{RP})
$$



## I/O MAP

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 00н | (R/W) | PDR0 | Port 0 data register |
| 01н | (W) | DDR0 | Port 0 data direction register |
| 02н | (R/W) | PDR1 | Port 1 data register |
| 03н | (W) | DDR1 | Port 1 data direction register |
| 04н | (R/W) | PDR2 | Port 2 data register |
| 05 ${ }^{\text {H}}$ |  |  | Vacancy |
| 06\% |  |  | Vacancy |
| 07 ${ }^{\text {r }}$ |  |  | Vacancy |
| 08H | (R/W) | STBC | Standby control register |
| 09н | (R/W) | WDTC | Watchdog timer control register |
| $0 \mathrm{AH}^{\text {¢ }}$ | (R/W) | TBTC | Timebase timer control register |
| 0 BH |  |  | Vacancy |
| $0 \mathrm{CH}_{\mathrm{H}}$ | (R/W) | PDR3 | Port 3 data register |
| ODH | (W) | DDR3 | Port 3 data direction register |
| ОЕн | (R/W) | PDR4 | Port 4 data register |
| $0 \mathrm{FH}_{\mathrm{H}}$ | (W) | DDR4 | Port 4 data direction register |
| 10H | (R/W) | PDR5 | Port 5 data register |
| 11н |  |  | Vacancy |
| 12н | (R/W) | PDR6 | Port 6 data register |
| 13н | (W) | DDR6 | Port 6 data direction register |
| 14 H |  |  | Vacancy |
| 15H | (R/W) | ADC1 | A/D converter control register 1 |
| 16н | (R/W) | ADC2 | A/D converter control register 2 |
| 17\% | (R/W) | ADCD | A/D converter data register |
| 18H | (R/W) | T2CR | Timer 2 control register |
| 19н | (R/W) | T1CR | Timer 1 control register |
| $1 \mathrm{AH}^{\text {}}$ | (R/W) | T2DR | Timer 2 data register |
| 1 BH | (R/W) | T1DR | Timer 1 data register |
| 1 CH | (R/W) | CNTR | PWM control register |
| 1䉼 | (W) | COMR | PWM compare register |
| 1Ен |  |  | Vacancy |
| 1 FH |  |  | Vacancy |

(Continued)
(Continued)

| Address | Read/write | Register name | Register description |
| :---: | :---: | :---: | :---: |
| 20H | (R/W) | SMC | UART serial mode control register |
| 21H | (R/W) | SRC | UART serial rate control register |
| 22н | (R/W) | SSD | UART serial status/data register |
| 23- | (R/W) | SIDR/SODR | UART serial data register |
| 24 + | (R/W) | SMR | Serial mode register |
| 25 H | (R/W) | SDR | Serial data register |
| 26н | (R/W) | EIC1 | External interrupt control register 1 |
| 27 H | (R/W) | EIC2 | External interrupt control register 2 |
| 28H | (R/W) | TMCR | Timer control register |
| 29н | (R) | TCHR | Timer count register (H) |
| $2 \mathrm{AH}^{\text {}}$ | (R) | TCLR | Timer count register (L) |
| $2 \mathrm{BH}_{\mathrm{H}}$ | (R/W) | OPCR | Output control register |
| 2 CH | (R/W) | CPROH | Output compare register 0 (H) |
| 2D | (R/W) | CPROL | Output compare register 0 (L) |
| 2Ен | (R/W) | CPR1H | Output compare register 1 (H) |
| 2 FH | (R/W) | CPR1L | Output compare register 1 (L) |
| 30н | (R/W) | ICCR | Input capture control register |
| 31H | (R/W) | ICIC | Input capture interrupt control register |
| 32н | (R) | ICROH | Input capture register 0 (H) |
| 33- | (R) | ICROL | Input capture register 0 (L) |
| 34 | (R) | ICR1H | Input capture register 1 (H) |
| 35 H | (R) | ICR1L | Input capture register 1 (L) |
| 36 ${ }^{\text {}}$ |  |  | Vacancy |
| 37 ${ }^{\text {H}}$ |  |  | Vacancy |
| 38 |  |  | Vacancy |
| $7 \mathrm{CH}^{\text {}}$ | (W) | ILR1 | Interrupt level setting register 1 |
| 7D | (W) | ILR2 | Interrupt level setting register 2 |
| 7Ен | (W) | ILR3 | Interrupt level setting register 3 |
| 7F\% |  |  | Vacancy |

Note: Do not use vacancies.

## ELECTRICAL CHARACTERISTICS

## 1. Absolute Maximum Ratings

| $\left(\mathrm{AV} \mathrm{sss}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Value |  | Unit | Remarks |
|  |  | Min. | Max. |  |  |
| Power supply voltage | Vcc AVcc | Vss - 0.3 | Vss +7.0 | V | * |
|  | AVR | Vss - 0.3 | Vss +7.0 | V | AVR must not exceed "AVcc +0.3 V " |
| Input voltage | VI | Vss - 0.3 | $\mathrm{Vcc}+0.3$ | V |  |
| Output voltage | Vo | Vss -0.3 | V cc +0.3 | V |  |
| "L" level maximum output current | loz | - | 20 | mA |  |
| "L" level average output current | lolav | - | 4 | mA | Average value (operating current $\times$ operating rate) |
| "L" level total maximum output current | EloL | - | 100 | mA |  |
| "L" level total average output current | Elolav | - | 40 | mA | Average value (operating current $\times$ operating rate) |
| "H" level maximum output current | Іон | - | -20 | mA |  |
| "H" level average output current | lohav | - | -4 | mA | Average value (operating current $\times$ operating rate) |
| " H " level total maximum output current | ऽ ${ }_{\text {о }}$ | - | -50 | mA |  |
| " H " level total average output current | $\sum$ lohav | - | -20 | mA | Average value (operating current $\times$ operating rate) |
| Power consumption | Pd | - | 300 | mW |  |
| Operating temperature | $\mathrm{T}_{\text {A }}$ | -40 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Storage temperature | Tstg | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |

*: Use $A V c c$ and $V c c$ set to the same voltage.
Take care so that $A V$ cc does not exceed $V_{c c}$, such as when power is turned on.
WARNING:Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

## 2. Recommended Operating Conditions


*: These values vary with the operating frequency and analog assurance range. See Figure. 1 and " 5 . A/D Converter Electrical Characteristics."

- Figure 1 Operating Voltage vs. Main Clock Operating Frequency (MHz)


Note: The shaded area is assured only for the MB89663R/665R.

WARNING:Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.
Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.
No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

## 3. DC characteristics

$\left(\mathrm{AV}_{\mathrm{cc}}=\mathrm{V}_{\mathrm{cc}}=+5.0 \mathrm{~V}, \mathrm{AV}_{\mathrm{ss}}=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| " H " level input voltage | $\mathrm{V}_{\text {IH }}$ | P00 to P07, <br> P10 to P17 | - | 0.7 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
|  | Vıнs | $\overline{\text { RST, }} \overline{\text { HST }}$ P30 to P37, P40 to P47, P60 to P63 | - | 0.8 Vcc | - | $\mathrm{Vcc}+0.3$ | V |  |
| "L" level input voltage ${ }^{* 1}$ | VIL | P00 to P07, <br> P10 to P17 | - | Vss - 0.3 | - | 0.3 Vcc | V |  |
|  | VILs | $\overline{\text { RST }}, \overline{\text { HST }}$ P30 to P37, P40 to P47, P60 to P63 | - | Vss - 0.3 | - | 0.2 Vcc | V |  |
| Open-drain output pin applied voltage | V | P50 to P57 | - | Vss - 0.3 | - | $\mathrm{Vcc}+0.3$ | V |  |
| "H" level output voltage | Vон1 | P00 to P07, <br> P10 to P17, <br> P20 to P27, <br> P30, <br> P32 to P36, <br> P40 to P47, <br> P60 to P63 | $\mathrm{IOH}=-2.0 \mathrm{~mA}$ | 2.4 | - | - | V |  |
|  | Vон2 | P31, P37 | $\mathrm{IOH}=-15 \mathrm{~mA}$ | 2.4 | - | - | V |  |
| "L" level output voltage | Vol1 | P00 to P07, <br> P10 to P17, <br> P20 to P27, <br> P30, <br> P32 to P36, <br> P40 to P47, <br> P50 to P57, <br> P60 to P63 | $\mathrm{loL}=+1.8 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL2 | P31, P37 | $\mathrm{loL}=+12 \mathrm{~mA}$ | - | - | 0.4 | V |  |
|  | VoL3 | $\overline{\text { RST }}$ | $\mathrm{loL}=+4.0 \mathrm{~mA}$ | - | - | 0.4 | V |  |
| Input leakage current (Hi-z output leakage current) | ILI | $\begin{aligned} & \text { P00 to P07, } \\ & \text { P10 to P17, } \\ & \text { P20 to P27, } \\ & \text { P30 to P37, } \\ & \text { P40 to P47, } \\ & \text { P60 to P6 } \end{aligned}$ | $\begin{gathered} 0.45 \mathrm{~V} \\ <V_{1}<V_{c c} \end{gathered}$ | - | - | $\pm 5$ | $\mu \mathrm{A}$ | Without pull-up resistor |
| Pull-up resistance | Rpulu | RST, option select pin | $\mathrm{V}_{1}=0.0 \mathrm{~V}$ | 25 | 50 | 100 | k $\Omega$ |  |

(Continued)
(Continued)

| Parameter | Symbol | Pin name | Condition | Value |  |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Pull-down resistance | Rpuld | MOD0, MOD1 | $\mathrm{V}_{1}=+5.0 \mathrm{~mA}$ | 25 | 50 | 100 | k $\Omega$ | Mask ROM products only |
| Power supply current | Icc | Vco | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz} \\ & \text { tinst }=0.4 \mu \mathrm{~s} \\ & \text { in the Normal } \\ & \text { mode } \end{aligned}$ | - | 15 | 18 | mA | $\begin{aligned} & \text { MB89663R/ } \\ & \text { 665R } \end{aligned}$ |
|  |  |  |  | - | 17 | 20 | mA | MB89P665/ <br> W665 |
|  | Iccs |  | $\begin{aligned} & \mathrm{Fc}=10 \mathrm{MHz} \\ & \text { tinst }^{3}=0.4 \mu \mathrm{~s} \\ & \text { in the Sleep } \\ & \text { mode } \end{aligned}$ | - | 6 | 8 | mA |  |
|  | IcCH |  | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ & \text { tinsti }=0.4 \mu \mathrm{~s} \\ & \text { in the Stop } \\ & \text { mode } \end{aligned}$ | - | - | 10 | $\mu \mathrm{A}$ |  |
|  | IA | AV ${ }_{\text {cc }}$ | $\mathrm{Fc}_{\mathrm{c}}=10 \mathrm{MHz},$ <br> when $A / D$ <br> conversion is operating | - | 2.5 | 4.5 | mA |  |
|  | Іан |  | $\begin{aligned} & \mathrm{F}_{\mathrm{C}}=10 \mathrm{MHz}, \\ & \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \end{aligned}$ <br> when $A / D$ conversion is not operating | - | - | 5 | $\mu \mathrm{A}$ |  |
| Input capacitance | Cin | Other than AV cc , AVss, Vcc, and Vss | $\mathrm{f}=1 \mathrm{MHz}$ | - | 10 | - | pF |  |

*1: Fix MOD0 and MOD1 to Vss.
*2: The power supply current is measured on the external clock at " $V \mathrm{Vcc}=5.0 \mathrm{~V}$ ".
*3: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 4. AC Characteristics

(1) Reset Timing, Hardware Standby Timing

| $\left(\mathrm{Vcc}=+5.0 \mathrm{~V} \pm 10 \%, \mathrm{AV}_{\text {ss }}=\mathrm{V}\right.$ ss $=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Value |  | Unit | Remarks |
|  |  |  | Min. | Max. |  |  |
| RST "L" pulse width | tzızH | - | 16 txcyL | - | ns |  |
| HST "L" pulse width | tнLНн |  | 16 txcyL | - | ns |  |

*: ttxcyL is the oscillation cycle $(1 / \mathrm{Fc})$ to input to the X0 pin.

(2) Power-on Reset
$\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\mathrm{ss}}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$

| Parameter | Symbol | Condition | Values |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Max. |  |  |
| Power supply rising time | tR | - | - | 50 | ms |  |
| Power supply cut-off time | toff |  | 1 | - | ms | Due to repeated operations |

Note: Make sure that power supply rises within the oscillation stabilization time selected.
If power supply voltage needs to be varied in the course of operation, a smooth voltage rise is recommended.

(3) Clock Timing

| Parameter | Symbol | Pin name | Condition | $\left(\mathrm{AV}\right.$ ss $=\mathrm{V}_{\text {ss }}=0.0$Value |  |  | $\mathrm{V}, \mathrm{T}_{\mathrm{A}}=$ | $0^{\circ} \mathrm{C}$ to +85 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  | Unit | Remarks |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Clock frequency | Fc | X0, X1 | - | 1 | - | 10 | MHz |  |
| Clock cycle time | txcyl | X0, X1 | - | 100 | - | 1000 | ns |  |
| Input clock pulse width | $\begin{aligned} & \hline \mathrm{P}_{\mathrm{wH}} \\ & \mathrm{P}_{\mathrm{wL}} \end{aligned}$ | X0 | - | 20 | - | - | ns | External clock |
| Input clock rising/ falling time | $\begin{aligned} & \mathrm{tcR} \\ & \mathrm{tcF} \end{aligned}$ | X0 | - | - | - | 10 | ns | External clock |

## X0 and X1 Timing and Conditions of Applied Voltage


(4) Instruction Cycle

| Parameter | Symbol | Value (typical) | Unit | Remarks |
| :--- | :--- | :--- | :--- | :--- |
| Instruction cycle <br> (minimum execution <br> time) | tinst | $4 / \mathrm{Fc}_{c}$ | $\mu \mathrm{~s}$ | When operating at " $\mathrm{Fc}=10 \mathrm{MHz}$ " |

(5) Serial I/O Timing and UART Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Serial clock cycle time | tscyc | $\begin{aligned} & \text { SCK1, } \\ & \text { SCK2 } \end{aligned}$ | Internal shift clock mode | 2 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| $\begin{aligned} & \text { SCK1 } \downarrow \rightarrow \text { SO1 time } \\ & \text { SCK2 } \downarrow \rightarrow \text { SO2 time } \end{aligned}$ | tstov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | -200 | 200 | ns |  |
| Valid SI1 $\rightarrow$ SCK1 $\uparrow$ <br> Valid SI1 $\rightarrow$ SCK1 $\uparrow$ | tivs | SI1, SCK1 <br> SI2, SCK2 |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{S}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | $\begin{aligned} & \text { SCK1, SI1 } \\ & \text { SCK2, SI2 } \end{aligned}$ |  | $1 / 2$ tinst $^{*}$ | - | $\mu \mathrm{s}$ |  |
| Serial clock "H" pulse width | tshsL | $\begin{aligned} & \text { SCK1, } \\ & \text { SCK2 } \end{aligned}$ | External shift clock mode | 1 tinst ${ }^{*}$ | - | $\mu \mathrm{S}$ |  |
| Serial clock "L" pulse width | tsısH | $\begin{aligned} & \text { SCK1, } \\ & \text { SCK2 } \end{aligned}$ |  | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| SCK1 $\downarrow \rightarrow$ SO1 time SCK2 $\downarrow \rightarrow$ SO2 time | tstov | $\begin{aligned} & \text { SCK1, SO1 } \\ & \text { SCK2, SO2 } \end{aligned}$ |  | 0 | 200 | ns |  |
| $\text { Valid SI1 } \rightarrow \text { SCK1 } \uparrow$ $\text { Valid SI2 } \rightarrow \text { SCK } 2 \uparrow$ | tivsH | $\begin{aligned} & \text { SI1, SCK1 } \\ & \text { SI2, SCK2 } \end{aligned}$ |  | $1 / 2$ tinst ${ }^{*}$ | - | $\mu \mathrm{S}$ |  |
| SCK1 $\uparrow \rightarrow$ valid SI1 hold time SCK2 $\uparrow \rightarrow$ valid SI2 hold time | tshix | $\begin{aligned} & \text { SCK1, SI1 } \\ & \text { SCK2, SI2 } \end{aligned}$ |  | 1/2 tinst ${ }^{*}$ | - | $\mu \mathrm{S}$ |  |

[^1]- Serial I/O Timing and UART Timing (Internal Shift Clock Mode)

- Serial I/O Timing and UART Timing (External Shift Clock Mode)

(6) Peripheral Input Timing

| Parameter | Symbol | Pin name | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Peripheral input " H " level pulse width 1 | tıLH1 | RTIO, RTII INT0 to INT3 | - | 2 tins** | - | $\mu \mathrm{S}$ |  |
| Peripheral input "L" level pulse width 1 | tHLL1 |  | - |  | - | $\mu \mathrm{s}$ |  |
| Peripheral input " H " level pulse width 2 | tıİH2 | EC | - | 1 tinst* | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" level pulse width 2 | thilı2 |  | - |  | - | $\mu \mathrm{S}$ |  |
| Peripheral input " H " level pulse width 3 | tııн | ADST | A/D mode | 32 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Peripheral input "L" level pulse width 3 | tннı3 |  |  |  | - | $\mu \mathrm{S}$ |  |
| Peripheral input " H " level pulse width 3 | tııнз |  | Sense mode | 8 tinst* | - | $\mu \mathrm{S}$ |  |
| Peripheral input "L" level pulse width 3 | tннı3 |  |  |  | - | $\mu \mathrm{S}$ |  |

* : For information on tinst, see "(4) Instruction cycle."

(7) Noise Filter

| Parameter | Symbol | Pin | Condition | Value |  | Unit | Remarks |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Max. |  |  |
| Noise filter width 1 | tinf1 | $\begin{aligned} & \text { P30 to P37, } \\ & \text { P40 to P47, } \\ & \text { P60 to P63 } \end{aligned}$ | During port operation | 15 | - | ns |  |
| Noise filter width 2 | tinf2 | P60 to P63 | During external interrupt | 60 | - | ns |  |



## 5. A/D Converter Electrical Characteristics

| Parameter | Symbol | $\left(\mathrm{AV} \mathrm{cc}=\mathrm{V}_{\mathrm{cc}}=+3.5 \mathrm{~V}\right.$ to 6.0 $\mathrm{V}, \mathrm{AV} \mathrm{sss}^{\text {V }} \mathrm{V} \mathrm{ss}=0.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Pin name | Condition | Value |  |  | Unit | Remarks |
|  |  |  |  | Min. | Typ. | Max. |  |  |
| Resolution | - | - | - | - | - | 8 | bit |  |
| Total error |  |  | $\mathrm{AVR}=\mathrm{AV} \mathrm{cc}$ | - | - | $\pm 2.0$ | LSB |  |
| Linearity error |  |  |  | - | - | $\pm 1.0$ | LSB |  |
| Differential linearity error |  |  |  | - | - | $\pm 0.9$ | LSB |  |
| Zero transition voltage | Vот |  |  | $\begin{aligned} & \mathrm{AV}_{\text {ss }}- \\ & \text { 1.5 LSB } \end{aligned}$ | AVsst 0.5 LSB | $\begin{aligned} & \text { AVss+ } \\ & \text { 2.5 LSB } \end{aligned}$ | mV |  |
| Full-scale transition voltage | Vfst |  |  | $\begin{aligned} & \text { AVR - } \\ & \text { 3.5 LSB } \end{aligned}$ | $\begin{aligned} & \text { AVR- } \\ & 1.5 \text { LSB } \end{aligned}$ | $\begin{aligned} & \text { AVR + } \\ & 0.5 \text { LSB } \end{aligned}$ | mV |  |
| Interchannel disparity | - |  |  | - | - | 1 | LSB |  |
| A/D mode conversion time |  |  | - | - | 44 tisnt* | - | $\mu \mathrm{s}$ |  |
| Sense mode conversion time |  |  |  | - | 12 tinst ${ }^{*}$ | - | $\mu \mathrm{s}$ |  |
| Analog port input circuit | lain | AN0 to AN7 |  | - | - | 10 | $\mu \mathrm{A}$ |  |
| Analog input voltage | - |  |  | 0 | - | AVR | V |  |
| Reference voltage |  | AVR |  | 0 | - | AVcc | V |  |
| Reference voltage supply current | IR |  | $\text { AVR }=5.0 \mathrm{~V}$ when $A / D$ conversion is operating | - | 150 | - | $\mu \mathrm{A}$ |  |
|  | IRH |  | $\mathrm{AVR}=5.0 \mathrm{~V}$ when A/D conversion is not operating | - | - | 5 | $\mu \mathrm{A}$ |  |

*: For information on tinst, see "(4) Instruction Cycle" in "4. AC Characteristics."

## 6. A/D Glossary

- Resolution

Analog changes that are identifiable by the $A / D$ converter When the number of bits is 8 , analog voltage can be divided into $2^{8}=256$.

- Linearity error (unit: LSB)

The deviation of the straight line connecting the zero transition point ("0000 0000" $\leftrightarrow$ "0000 0001") with the full-scale transition point ("1111 1111" ↔"1111 1110") from actual conversion characteristics

- Differential linearity error (unit: LSB)

The deviation of input voltage needed to change the output code by 1 LSB from the theoretical value

- Total error (unit: LSB)

The difference between theoretical and actual conversion values


## 7. A/D Converter

- Input impedance of analog input pins

The A/D converter used for the MB89660R series contains a sample hold circuit as illustrated below to fetch analog input voltage into the sample hold capacitor for eight instruction cycles after starting A/D conversion.
For this reason, if the output impedance of the external circuit for the analog input is high, analog input voltage might not stabilize within the analog input sampling period. Therefore, it is recommended to keep the output impedance of the external circuit low (below $2 \mathrm{k} \Omega$ ).

Note that if the impedance cannot be kept low, it is recommended to connect an external capacitor of approx. $0.1 \mu \mathrm{~F}$ for the analog input pin.

## Analog Input Equivalent Circuit



## - Error

The smaller the | AVR - AVss |, the greater the error would become relatively.

## EXAMPLES CHARACTERISTICS

(1) "L" Level Output Voltage

P00 to P07, P10 to P17,P20 to P27, P30, P32 to P36, P40 to P47, P50 to P57, P60 to P63

(3) "L" Level Output Voltage P31, P37

(4) "H" Level Output Voltage P31, P37
(5) "H" Level Input Voltage/"L" Level Input Voltage (CMOS Input)
(6) "H" Level Input Voltage/"L" Level Input Voltage (Hysteresis Input)


## (7) Power Supply Current (External Clock)



(8) Pull-up Resistance


## INSTRUCTIONS

Execution instructions can be divided into the following four groups:

- Transfer
- Arithmetic operation
- Branch
- Others

Table 1 lists symbols used for notation of instructions.
Table 1 Instruction Symbols

| Symbol |  |
| :---: | :--- |
| dir | Direct address (8 bits) |
| off | Offset (8 bits) |
| ext | Extended address (16 bits) |
| \#vct | Vector table number (3 bits) |
| \#d8 | Immediate data (8 bits) |
| \#d16 | Immediate data (16 bits) |
| dir: b | Bit direct address (8:3 bits) |
| rel | Branch relative address (8 bits) |
| @ | Register indirect (Example: @A, @IX, @EP) |
| A | Accumulator A (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| AH | Upper 8 bits of accumulator A (8 bits) |
| AL | Lower 8 bits of accumulator A (8 bits) |
| T | Temporary accumulator T (Whether its length is 8 or 16 bits is determined by the <br> instruction in use.) |
| TH | Upper 8 bits of temporary accumulator T (8 bits) |
| TL | Lower 8 bits of temporary accumulator T (8 bits) |
| IX | Index register IX (16 bits) |

(Continued)
(Continued)

| Symbol |  |
| :---: | :--- |
| EP | Extra pointer EP (16 bits) |
| PC | Program counter PC (16 bits) |
| SP | Stack pointer SP (16 bits) |
| PS | Program status PS (16 bits) |
| dr | Accumulator A or index register IX (16 bits) |
| CCR | Condition code register CCR (8 bits) |
| RP | Register bank pointer RP (5 bits) |
| Ri | General-purpose register Ri (8 bits, i $=0$ to 7 ) |
| $\times$ | Indicates that the very $\times$ is the immediate data. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $(\times)$ | Indicates that the contents at address ' $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |
| $((\times))$ | The address indicated by the contents at address ' $\times$ ' is the target of accessing. <br> (Whether its length is 8 or 16 bits is determined by the instruction in use.) |

Columns indicate the following:

| Mnemonic: | Assembler notation of an instruction |
| :--- | :--- |
| $\sim$ | The number of instructions |
| \#: | The number of bytes |
| Operation: | Operation of an instruction |
| TL, TH, AH: | A changed content of the TL, TH and AH when instruction is executed. Symbols in the <br> column indicate the following: |

- "-" indicates no change.
- dH is the 8 upper bits of operation description data.
- AL and AH must become the contents of AL and AH immediately before the instruction is executed.
- 00 becomes 00 .
$\mathrm{N}, \mathrm{Z}, \mathrm{V}, \mathrm{C}: \quad$ Flags of the condition code register. If + is written in this column, the relevant instruction will change its corresponding flag.

OP code: Code of an instruction. If an instruction is more than one code, it is written according to the following rule:
Example: 48 to $4 \mathrm{~F} \leftarrow$ This indicates $48,49, \ldots 4 \mathrm{~F}$.

Table 2 Transfer Instructions (48 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOV dir,A | 3 | 2 | $($ dir $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 45 |
| MOV @IX +off,A | 4 | 2 | $($ (IX) +off $) \leftarrow$ (A) | - | - | - | ---- | 46 |
| MOV ext,A | 4 | 3 | $($ ext $) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 61 |
| MOV @EP,A | 3 | 1 | $((E P)) \leftarrow(A)$ | - | - | - | ---- | 47 |
| MOV Ri,A | 3 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | 48 to 4F |
| MOV A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow \mathrm{d} 8$ | AL | - | - | + + - - | 04 |
| MOV A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow$ (dir) | AL | - | - | + + - - | 05 |
| MOV A,@IX +off | 4 | 2 | (A) $\leftarrow\left(\begin{array}{l}(\mathrm{IX})+\mathrm{off})\end{array}\right.$ | AL | - | - | + + - - | 06 |
| MOV A, ext | 4 | 3 | $(\mathrm{A}) \leftarrow$ (ext) | AL | - | - | + | 60 |
| MOV A,@A | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{A})$ ) | AL | - | - | + + | 92 |
| MOV A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow((\mathrm{EP})$ ) | AL | - | - | + | 07 |
| MOV A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{Ri})$ | AL | - | - | + | 08 to 0F |
| MOV dir,\#d8 | 4 | 3 | (dir) $\leftarrow$ d8 | - | - | - | ---- | 85 |
| MOV @IX +off,\#d8 | 5 | 3 | ( (IX) +off ) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 86 |
| MOV @EP,\#d8 | 4 | 2 | $($ (EP) ) $\leftarrow$ d8 | - | - | - | ---- | 87 |
| MOV Ri,\#d8 | 4 | 2 | (Ri) $\leftarrow \mathrm{d} 8$ | - | - | - | ---- | 88 to 8F |
| MOVW dir,A | 4 | 2 | $($ dir $) \leftarrow(\mathrm{AH}),($ dir +1$) \leftarrow(\mathrm{AL})$ | - | - | - | ---- | D5 |
| MOVW @IX +off,A | 5 | 2 | $\begin{aligned} & ((\mathrm{IX})+\mathrm{off}) \leftarrow(\mathrm{AH}), \\ & ((\mathrm{IX})+\mathrm{off}+1) \leftarrow(\mathrm{AL}) \end{aligned}$ | - | - | - | ---- | D6 |
| MOVW ext,A | 5 | 3 | $($ ext) $\leftarrow(A H),(e x t+1) \leftarrow(A L)$ | - | - | - | ---- | D4 |
| MOVW @EP,A | 4 | 1 | $((E P)) \leftarrow(A H),((E P)+1) \leftarrow(A L)$ | - | - | - | ---- | D7 |
| MOVW EP,A | 2 | 1 | $(E P) \leftarrow(A)$ | - | - | - | ---- | E3 |
| MOVW A,\#d16 | 3 | 3 | $(A) \leftarrow$ d16 | AL | AH | dH | + + | E4 |
| MOVW A,dir | 4 | 2 | $(\mathrm{AH}) \leftarrow($ dir $),(\mathrm{AL}) \leftarrow(\mathrm{dir}+1)$ | AL | AH | dH | + + - - | C5 |
| MOVW A,@IX +off | 5 | 2 | $\begin{aligned} & (\mathrm{AH}) \leftarrow((\mathrm{IX})+\mathrm{off}), \\ & (\mathrm{AL}) \leftarrow((\mathrm{IX})+\mathrm{off}+1) \end{aligned}$ | AL | AH | dH | + + - - | C6 |
| MOVW A,ext | 5 | 3 | $(\mathrm{AH}) \leftarrow(\mathrm{ext}),(\mathrm{AL}) \leftarrow(\mathrm{ext}+1)$ | AL | AH | dH | + + | C4 |
| MOVW A,@A | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{A}) \mathrm{)},(\mathrm{AL}) \leftarrow((\mathrm{A}))+1)$ | AL | AH | dH | + + | 93 |
| MOVW A,@EP | 4 | 1 | $(\mathrm{AH}) \leftarrow((\mathrm{EP})),(\mathrm{AL}) \leftarrow((\mathrm{EP})+1)$ | AL | AH | dH | + + | C7 |
| MOVW A,EP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{EP})$ | - | - | dH | ---- | F3 |
| MOVW EP,\#d16 | 3 | 3 | $(E P) \leftarrow d 16$ | - | - | - | ---- | E7 |
| MOVW IX,A | 2 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E2 |
| MOVW A,IX | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{IX})$ | - | - | dH | ---- | F2 |
| MOVW SP,A | 2 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E1 |
| MOVW A,SP | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{SP})$ | - | - | dH | ---- | F1 |
| MOV @A,T | 3 | 1 | $($ (A) ) $\leftarrow(\mathrm{T})$ | - | - | - | ---- | 82 |
| MOVW @A,T | 4 | 1 | $((A)) \leftarrow(T H),((A)+1) \leftarrow(\mathrm{TL})$ | - | - | - | ---- | 83 |
| MOVW IX,\#d16 | 3 | 3 | $(\mathrm{IX}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E6 |
| MOVW A,PS | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PS})$ | - | - | dH | ---- | 70 |
| MOVW PS,A | 2 | 1 | $(\mathrm{PS}) \leftarrow(\mathrm{A})$ | - | - | - | + + + + | 71 |
| MOVW SP,\#d16 | 3 | 3 | $(\mathrm{SP}) \leftarrow \mathrm{d} 16$ | - | - | - | ---- | E5 |
| SWAP | 2 | 1 | $(\mathrm{AH}) \leftrightarrow(\mathrm{AL})$ | - | - | AL | ---- | 10 |
| SETB dir: b | 4 | 2 | (dir) $\mathrm{b} \leftarrow \leftarrow 1$ | - | - | - | ---- | A8 to AF |
| CLRB dir: $b$ | 4 | 2 | (dir) $\mathrm{b} \leftarrow 0$ | - | - | - | ---- | A0 to A7 |
| XCH A, ${ }^{\text {T }}$ | 2 | 1 | $(\mathrm{AL}) \leftrightarrow(\mathrm{TL})$ | AL | - | - | ---- | 42 |
| XCHW A, ${ }^{\text {T }}$ | 3 | 1 | (A) $\leftrightarrow(\mathrm{T})$ | AL | AH | dH | ---- | 43 |
| XCHW A,EP | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{EP})$ | - | - | dH | ---- | F7 |
| XCHW A,IX | 3 | 1 | $(\mathrm{A}) \leftrightarrow(\mathrm{IX})$ | - | - | dH | ---- | F6 |
| XCHW A,SP | 3 | 1 | (A) $\leftrightarrow(\mathrm{SP})$ | - | - | dH | ---- | F5 |
| MOVW A,PC | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{PC})$ | - | - | dH | ---- | F0 |

Notes: - During byte transfer to $\mathrm{A}, \mathrm{T} \leftarrow \mathrm{A}$ is restricted to low bytes.

- Operands in more than one operand instruction must be stored in the order in which their mnemonics are written. (Reverse arrangement of $\mathrm{F}^{2} \mathrm{MC}-8$ family)

Table 3 Arithmetic Operation Instructions (62 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Ri})+\mathrm{C}$ | - | - | - | + + + + | 28 to 2F |
| ADDC A,\#d8 | 2 | 2 | $(A) \leftarrow(A)+d 8+C$ | - | - | - | + + + + | 24 |
| ADDC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+($ dir $)+C$ | - | - | - | + + + + | 25 |
| ADDC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})+((\mathrm{IX})+$ off $)+\mathrm{C}$ | - | - | - | + + + + | 26 |
| ADDC A,@EP | 3 | 1 | $(A) \leftarrow(A)+((E P))+C$ | - | - | - | + + + + | 27 |
| ADDCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{T})+\mathrm{C}$ | - | - | dH | + + + + | 23 |
| ADDC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{AL})+(\mathrm{TL})+\mathrm{C}$ | - | - | - | + + + + | 22 |
| SUBC A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{Ri})-\mathrm{C}$ | - | - | - | + + + + | 38 to 3F |
| SUBC A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-\mathrm{d} 8-\mathrm{C}$ | - | - | - | + + + + | 34 |
| SUBC A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ dir $)-C$ | - | - | - | + + + + | 35 |
| SUBC A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{A})-($ (IX) +off $)-\mathrm{C}$ | - | - | - | + + + + | 36 |
| SUBC A,@EP | 3 | 1 | $(A) \leftarrow(A)-((E P))-C$ | - | - | - | + + + + | 37 |
| SUBCW A | 3 | 1 | $(A) \leftarrow(T)-(A)-C$ | - | - | dH | + + + + | 33 |
| SUBC A | 2 | 1 | $(\mathrm{AL}) \leftarrow(\mathrm{TL})-(\mathrm{AL})-\mathrm{C}$ | - | - | - | + + + + | 32 |
| INC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})+1$ | - | - | - | + + + | C8 to CF |
| INCW EP | 3 | 1 | $(E P) \leftarrow(E P)+1$ | - | - | - | ---- | C3 |
| INCW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})+1$ | - | - | - | ---- | C2 |
| INCW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A})+1$ | - | - | dH | + | C0 |
| DEC Ri | 4 | 1 | $(\mathrm{Ri}) \leftarrow(\mathrm{Ri})-1$ | - | - | - | + + + | D8 toDF |
| DECW EP | 3 | 1 | $(\mathrm{EP}) \leftarrow(\mathrm{EP})-1$ | - | - | - | ---- | D3 |
| DECW IX | 3 | 1 | $(\mathrm{IX}) \leftarrow(\mathrm{IX})-1$ | - | - | , | ---- | D2 |
| DECW A | 3 | 1 | (A) $\leftarrow$ (A) -1 | - | - | dH | + | D0 |
| MULU A | 19 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \times(\mathrm{TL})$ | - | - | dH | ---- | 01 |
| DIVU A | 21 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{T}) /(\mathrm{AL}), \mathrm{MOD} \rightarrow(\mathrm{T})$ | dL | 00 | 00 | ---- | 11 |
| ANDW A | 3 | 1 | $(A) \leftarrow(A) \wedge(T)$ | - | - | dH | + + R - | 63 |
| ORW A | 3 | 1 | $(A) \leftarrow(A) \vee(T)$ | - | - | dH | + + R - | 73 |
| XORW A | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{T})$ | - | - | dH | + + R - | 53 |
| CMP A | 2 | 1 | (TL) -(AL) | - | - | - | + + + + | 12 |
| CMPW A | 3 | 1 | (T) - (A) | - | - | - | + + + + | 13 |
| RORC A | 2 | 1 | $\rightarrow \mathrm{C} \rightarrow \mathrm{A} \square$ | - | - | - | + + - + | 03 |
| ROLC A | 2 | 1 | $\square \mathrm{C} \leftarrow \mathrm{A} \leftarrow$ | - | - | - | + + - + | 02 |
| CMP A,\#d8 | 2 | 2 | (A) - d8 | - | - | - | + + + + | 14 |
| CMP A,dir | 3 | 2 | (A) - (dir) | - | - | - | + + + + | 15 |
| CMP A,@EP | 3 | 1 | (A) $-($ (EP) $)$ | - | - | - | + + + + | 17 |
| CMP A,@IX +off | 4 | 2 | (A) - ( (IX) +off) | - | - | - | + + + + | 16 |
| CMP A,Ri | 3 | 1 | (A) - (Ri) | - | - | - | + + + + | 18 to 1F |
| DAA | 2 | 1 | Decimal adjust for addition | - | - | - | + + + + | 84 |
| DAS | 2 | 1 | Decimal adjust for subtraction | - | - | - | + + + + | 94 |
| XOR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{TL})$ | - | - | - | + + R - | 52 |
| XOR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall \mathrm{d} 8$ | - | - | - | + + R - | 54 |
| XOR A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall($ dir $)$ | - | - | - | + + R - | 55 |
| XOR A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{EP}))$ | - | - | - | + + R - | 57 |
| XOR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 56 |
| XOR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \forall(\mathrm{Ri})$ | - | - | - | + + R - | 58 to 5F |
| AND A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{TL})$ | - | - | - | + + R - | 62 |
| AND A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge \mathrm{d} 8$ | - | - | - | + + R - | 64 |
| AND A,dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge($ dir $)$ | - | - | - | + + R - | 65 |

(Continued)
(Continued)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AND A,@EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{EP})$ ) | - | - | - | + + R - | 67 |
| AND A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge((\mathrm{IX})+\mathrm{off})$ | - | - | - | $++\mathrm{R}$ | 66 |
| AND A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \wedge(\mathrm{Ri})$ | - | - | - | + + R - | 68 to 6F |
| OR A | 2 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{TL})$ | - | - | - | + + R - | 72 |
| OR A,\#d8 | 2 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee \mathrm{d} 8$ | - | - | - | $++\mathrm{R}-$ | 74 |
| OR A, dir | 3 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{dir})$ | _ | _ | - | $++\mathrm{R}-$ | 75 |
| OR A, @EP | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((E P))$ | - | - | - | $++\mathrm{R}-$ | 77 |
| OR A,@IX +off | 4 | 2 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee((\mathrm{IX})+$ off $)$ | - | - | - | + + R - | 76 |
| OR A,Ri | 3 | 1 | $(\mathrm{A}) \leftarrow(\mathrm{AL}) \vee(\mathrm{Ri})$ | - | - | - | + + R - | 78 to 7F |
| CMP dir,\#d8 | 5 | 3 | (dir) - d8 | - | - | - | + + + + | 95 |
| CMP @EP,\#d8 | 4 | 2 | ( (EP) ) - d8 | - | - | _ | + + + + | 97 |
| CMP @IX +off,\#d8 | 5 | 3 | ( (IX) +off) - d8 | - | - | - | + + + + | 96 |
| CMP Ri,\#d8 | 4 | 2 | (Ri) - d8 | - | - | - | + + + + | 98 to 9F |
| INCW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ | - | - | - | ---- | C1 |
| DECW SP | 3 | 1 | $(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$ | - | - | - | ---- | D1 |

Table 4 Branch Instructions (17 instructions)

| Mnemonic | $\sim$ | \# | Operation | TL | TH | AH | NZVC | OP code |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| BZ/BEQ rel | 3 | 2 | If $\mathrm{Z}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FD |
| BNZ/BNE rel | 3 | 2 | If $\mathrm{Z}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FC |
| BC/BLO rel | 3 | 2 | If $\mathrm{C}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | F9 |
| BNC/BHS rel | 3 | 2 | If $\mathrm{C}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | _ | _ | _ | ---- | F8 |
| BN rel | 3 | 2 | If $\mathrm{N}=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FB |
| BP rel | 3 | 2 | If $\mathrm{N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FA |
| BLT rel | 3 | 2 | If $V \forall N=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FF |
| BGE rel | 3 | 2 | If $V \forall \mathrm{~N}=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | ---- | FE |
| BBC dir: b,rel | 5 | 3 | If (dir: b) $=0$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B0 to B7 |
| BBS dir: b, rel | 5 | 3 | If (dir: b) $=1$ then $\mathrm{PC} \leftarrow \mathrm{PC}+$ rel | - | - | - | -+-- | B8 to BF |
| JMP @A | 2 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A})$ | - | - | - | ---- | E0 |
| JMP ext | 3 | 3 | $(\mathrm{PC}) \leftarrow$ ext | - | - | - | ---- | 21 |
| CALLV \#vct | 6 | 1 | Vector call | - | - | - | ---- | E8 to EF |
| CALL ext | 6 | 3 | Subroutine call | - | - | - | ---- | 31 |
| XCHW A,PC | 3 | 1 | $(\mathrm{PC}) \leftarrow(\mathrm{A}),(\mathrm{A}) \leftarrow(\mathrm{PC})+1$ | - | - | dH | ---- | F4 |
| RET | 4 | 1 | Return from subrountine | - | - | - | ---- | 20 |
| RETI | 6 | 1 | Return form interrupt | - | - | - | Restore | 30 |

Table 5 The Other Instructions (9 instructions)

| Mnemonic | $\sim$ | $\#$ | Operation | TL | TH | AH | NZ V C | OP code |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | ---: |
| PUSHW A | 4 | 1 |  | - | - | - | ---- | 40 |
| POPW A | 4 | 1 |  | - | - | dH | ---- | 50 |
| PUSHW IX | 4 | 1 |  | - | - | - | ---- | 41 |
| POPW IX | 4 | 1 |  | - | - | - | ---- | 51 |
| NOP | 1 | 1 |  | - | - | - | ---- | 00 |
| CLRC | 1 | 1 |  | - | 81 |  |  |  |
| SETC | 1 | 1 |  |  | - | - | $---S$ | 91 |
| CLRI | 1 |  | - | - | - | ---- | 80 |  |
| SETI | 1 | 1 |  | - | - | - | ---- | 90 |


| L H | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | SWAP | RET | RETI | PUSHW <br> A | POPW <br> A | MOV <br> A,ext | MOVW A,PS | CLRI | SETI | CLRB dir: 0 | BBC dir: 0 ,rel | INCW <br> A | DECW | JMP <br> @A | MOVW A,PC |
| 1 | MULU | DIVU <br> A | JMP addr16 | CALL addr16 | PUSHW <br> IX | POPW <br> IX | MOV <br> ext,A | MOVW PS,A | CLRC | SETC | CLRB dir: 1 | BBC dir: 1,rel | INCW SP | DECW | MOVW SP,A | MOVW A,SP |
| 2 | ROLC <br> A | CMP <br> A | ADDC | SUBC <br> A | $\mathrm{XCH}_{\mathrm{A}, \mathrm{~T}}$ | XOR <br> A | AND <br> A | OR <br> A | MOV @A,T | MOV A,@A | CLRB dir:2 | BBC dir: 2,rel | INCW IX | DECW IX | MOVW IX,A | MOVW A,IX |
| 3 | RORC <br> A | CMPW <br> A | $\begin{array}{r} \text { ADDCW } \\ \mathrm{A} \end{array}$ | SUBCW A | XCHW <br> A, T | XORW <br> A | ANDW <br> A | ORW <br> A | MOVW @A,T | MOVW A,@A | CLRB dir: 3 | BBC dir: 3,rel | INCW <br> EP | DECW EP | MOVW EP,A | MOVW A,EP |
| 4 | MOV <br> A,\#d8 | CMP A,\#d8 | ADDC A,\#d8 | SUBC <br> A,\#d8 |  | XOR A,\#d8 | AND A,\#d8 | OR <br> A,\#d8 | DAA | DAS | CLRB <br> dir: 4 | BBC dir: 4,rel | MOVW A, ext | MOVW ext,A | MOVW A,\#d16 | XCHW A,PC |
| 5 | MOV <br> A,dir | CMP <br> A,dir | $\left\lvert\, \begin{gathered} \text { ADDC } \\ \text { A,dir } \end{gathered}\right.$ | SUBC <br> A,dir | MOV <br> dir,A | $\mathrm{XOR}_{\text {A,dir }}$ | AND <br> A,dir | OR <br> A,dir | MOV dir,\#d8 | CMP dir,\#d8 | CLRB dir: 5 | BBC dir: 5,rel | MOVW A,dir | MOVW dir,A | MOVW SP,\#d16 | XCHW A,SP |
| 6 | MOV <br> A,@IX+d | $\begin{aligned} & \text { CMP } \\ & \text { A,@IX +d } \end{aligned}$ | ADDC <br> A,@IX+d | $\begin{aligned} & \text { SUBC } \\ & \text { A,@IX +d } \end{aligned}$ | MOV <br> @\|X+d,A | XOR <br> A,@IX+d | AND <br> A,@IX+d | OR <br> A,@IX+d | MOV <br> @IX +d,\#d8 | CMP <br> @\|X+d,\#d8 | CLRB dir: 6 | BBC dir: 6,rel | MOVW <br> A,@IX+d | MOVW @IX +d,A | MOVW IX,\#d16 | XCHW A,IX |
| 7 | MOV A,@EP | CMP A, @EP | ADDC A,@EP | SUBC <br> A,@EP | MOV @EP,A | XOR <br> A,@EP | AND A,@EP | OR <br> A,@EP | MOV <br> @EP,\#d8 | CMP <br> @EP,\#d8 | CLRB <br> dir: 7 | BBC dir: 7,rel | MOVW A,@EP | MOVW @EP,A | MOVW EP,\#d16 | XCHW A,EP |
| 8 | $\mathrm{MOV}_{\mathrm{A}, \mathrm{RO}}$ | $\begin{array}{\|c\|} \hline \mathrm{CMP} \\ \mathrm{~A}, \mathrm{RO} \\ \hline \end{array}$ | ADDC A,RO | SUBC A,RO | MOV R0,A | $\begin{aligned} & \mathrm{XOR} \\ & \mathrm{~A}, \mathrm{RO} \end{aligned}$ | AND A,RO | OR <br> A,RO | MOV R0,\#d8 | CMP Ro,\#d8 | $\begin{array}{\|l\|} \hline \text { SETB } \\ \text { dir: } 0 \end{array}$ | $\begin{array}{\|l\|} \hline \text { BBS } \\ \text { dir: } 0, \text { rel } \end{array}$ | INC <br> R0 | DEC <br> R0 | CALLV <br> \# | BNC <br> rel |
| 9 | MOV A,R1 | $\mathrm{CMP}_{\mathrm{A}, \mathrm{R} 1}$ | ADDC A,R1 | SUBC $\mathrm{A}, \mathrm{R} 1$ | MOV R1,A | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 1}$ | AND A,R1 | OR A,R1 | MOV R1,\#d8 | CMP R1,\#d8 | SETB <br> dir: 1 | BBS dir: 1,rel | INC <br> R1 | DEC <br> R1 | CALLV <br> \#1 | BC rel |
| A | MOV <br> A,R2 | CMP <br> A,R2 | ADDC A,R2 | SUBC $\mathrm{A}, \mathrm{R} 2$ | MOV R2,A | XOR A,R2 | AND A,R2 | OR <br> A,R2 | MOV R2,\#d8 | CMP R2,\#d8 | SETB dir:2 | BBS dir: 2,rel | INC <br> R2 | DEC <br> R2 | CALLV <br> \#2 | BP rel |
| B | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R} 3}$ | $\begin{aligned} & \mathrm{CMP} \\ & \mathrm{~A}, \mathrm{R} 3 \end{aligned}$ | ADDC A,R3 | SUBC A, R3 | MOV R3,A | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 3}$ | AND A,R3 | OR A,R3 | $\begin{gathered} \text { MOV } \\ \text { R3,\#d8 } \end{gathered}$ | CMP R3,\#d8 | SETB dir: 3 | BBS dir: 3,rel | INC <br> R3 | DEC <br> R3 | CALLV <br> \#3 | BN rel |
| C | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R4}}$ | $\begin{array}{\|c\|} \hline \mathrm{CMP} \\ \mathrm{~A}, \mathrm{R4} \\ \hline \end{array}$ | ADDC <br> A,R4 | $\begin{array}{r} \text { SUBC } \\ \text { A,R4 } \end{array}$ | MOV R4,A | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R}}$ | AND A,R4 | OR <br> A,R4 | MOV R4,\#d8 | CMP R4,\#d8 | SETB dir: 4 | BBS dir: 4,rel | INC <br> R4 | DEC <br> R4 | CALLV \#4 | BNZ |
| D | $\mathrm{MOV}_{\mathrm{A}, \mathrm{R}}$ | $\begin{array}{\|c\|} \hline \mathrm{CMP} \\ \mathrm{~A}, \mathrm{R} 5 \\ \hline \end{array}$ | ADDC A,R5 | $\begin{array}{r} \text { SUBC } \\ \text { A,R5 } \end{array}$ | MOV R5,A | $\mathrm{XOR}_{\mathrm{A}, \mathrm{R} 5}$ | AND A,R5 | OR <br> A,R5 | MOV R5,\#d8 | CMP R5,\#d8 | SETB dir: 5 | BBS dir: 5,rel | INC <br> R5 | DEC <br> R5 | CALLV \#5 | BZ rel |
| E | MOV <br> A,R6 | $\begin{aligned} & \mathrm{CMP} \\ & \quad \mathrm{~A}, \mathrm{R} 6 \end{aligned}$ | ADDC <br> A,R6 | $\begin{array}{r} \text { SUBC } \\ \text { A,R6 } \end{array}$ | MOV R6,A | XOR A,R6 | AND A,R6 | OR <br> A,R6 | MOV R6,\#d8 | CMP R6,\#d8 | SETB dir: 6 | BBS dir: 6,rel | INC <br> R6 | DEC <br> R6 | CALLV \#6 | BGE <br> rel |
| F | MOV A,R7 | CMP $\mathrm{A}, \mathrm{R} 7$ | ADDC <br> A,R7 | $\begin{aligned} & \text { SUBC } \\ & \text { A,R7 } \end{aligned}$ | MOV R7,A | XOR A,R7 | AND A,R7 | OR <br> A,R7 | MOV R7,\#d8 | CMP R7,\#d8 | SETB dir: 7 | BBS dir: 7,rel | INC <br> R7 | DEC | CALLV <br> \#7 | BLT <br> rel |

## MASK OPTIONS

| No. | Part number | MB89663R | MB89P665 MB89W665 |
| :---: | :---: | :---: | :---: |
|  | Specifying procedure | Specify when ordering masking | Specify with EPROM programmer |
| 1 | Power-on reset <br> - Power-on reset provided <br> - No power-on reset | Selectable | Selectable |
| 2 | Selection of the oscillation stabilization time <br> - Crystal oscillator <br> ( 26.2 ms at 10 MHz ) <br> - Ceramic oscillator <br> ( 1.64 ms at 10 MHz ) | Selectable | Selectable |
| 3 | Reset pin output <br> - With reset output <br> - Without reset output | Selectable | Selectable |
| 4 |  | Can be selected per pin. (Pull-up resistors can NOT be selected for P50 to P57 when an $A / D$ converter is used.) | Can be set per pin. (P54 to P57 must have the same setting) |

## ORDERING INFORMATION

| Part number | Package | Remarks |
| :--- | :---: | :---: |
| MB89663RP-SH | 64-pin Plastic SH-DIP |  |
| MB89665RP-SH | (DIP-64P-M01) |  |
| MB89P665P-SH | 64-pin Plastic QFP |  |
| MB89663RPF | (FPT-64P-M06) |  |
| MB89665RPF | MB89P665PF | 64-pin Ceramic SH-DIP |
| MB89W665C-SH | (DIP-64C-A06) |  |

## PACKAGE DIMENSIONS



Dimensions in mm (inches)

## 64-pin Plastic QFP

(FPT-64P-M06)


64-pin Ceramic SH-DIP
(DIP-64C-A06)

 MAX


## FUJITSU LIMITED

## For further information please contact:

Japan<br>FUJITSU LIMITED<br>Corporate Global Business Support Division<br>Electronic Devices<br>KAWASAKI PLANT, 4-1-1, Kamikodanaka<br>Nakahara-ku, Kawasaki-shi<br>Kanagawa 211-88, Japan<br>Tel: (044) 754-3763<br>Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

## Europe

FUJITSU MIKROELEKTRONIK GmbH<br>Am Siebenstein 6-10<br>63303 Dreieich-Buchschlag<br>Germany<br>Tel: (06103) 690-0<br>Fax: (06103) 690-122<br>Asia Pacific<br>FUJITSU MICROELECTRONICS ASIA PTE. LIMITED \#05-08, 151 Lorong Chuan<br>New Tech Park<br>Singapore 556741<br>Tel: (65) 281-0770<br>Fax: (65) 281-0220

## All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

## CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.


[^0]:    *: When the MB89P665 is used for evaluation, the internal ROM cannot be used.

[^1]:    * : For information on tinst, see "(4) Instruction Cycle."

