

### GP2010 GPS Receiver RF Front End

The GP2010 is a second generation RF Front-end for Global Positioning System (GPS) receivers. The GP2010 uses many innovative design techniques and a leading-edge bipolar process to offer a low power, low cost and high reliability RF Front End solution. The GP2010 is designed to operate from either 3 or 5 Volt power supplies.

The input to the device is the L1 (1575.42MHz) Coarse-Acquisition (C/A) code Global Positioning signal from an antenna (via a low-noise pre-amplifier). The output is 2-bit quantised for subsequent signal processing in the digital domain. The GP2010 contains an on-chip synthesiser, mixers, AGC and a quantiser which provides Sign and Magnitude digital outputs. A minimum of external components is required to make a complete GPS front-end.

The device has been designed to operate with the GP2021 12-channel Global Positioning Correlator, also available from Zarlink Semiconductor.

### FEATURES

- Low Voltage Operation (3V 5V)
- Low Power 200mW typ. (3V supply)
- C/A Code Compatible
- On-chip PLL Including Complete VCO
- Triple Conversion Receiver
- 44-Lead Surface Mount Quad Flat-Pack Package
- Sign and Magnitude Digital Outputs
- Compatible with GP2021 CMOS Correlator

### **APPLICATIONS**

- C/A Code Global Positioning by Satellite Receivers
- Time Standards
- Navigation
- Surveying

#### **RELATED PRODUCTS AND PUBLICATIONS**

Part	Description	Data Reference
GP2015	Small RF Format Front End GP2000 GPS Receiver Hardware Design	DS4374
GP2021	Twelve-Channel Correlator	DS4057
App. Note	GP2000 GPS Receiver Hardware Design	AN4855
App. Brief	GP2010/GP2015: Using Murata SAFJA35M4WC0Z00 SAW Filter	AB5202




Fig. 1 Pin connections - top view

### ABSOLUTE MAXIMUM RATINGS

7V
+15dBm
$V_{CC}/V_{DD} + 0.5V$
hich are 5.5V
V <sub>FF</sub> - 0.5V
-65°C to +150°C
-40°C to +150°C
1.5V pk -pk

### ESD PROTECTION

The GP2010 device is static sensitive. The most sensitive pins withstand a 750V test by the human body model. Therefore, ESD handling precautions are essential to avoid degradation of performance or permanent damage to this device.

### **PRODUCT DESCRIPTION**

The GP2010 receives the 1575.42MHz signal transmitted by GPS satellites and converts it to a 4.309MHz IF, using a triple down-conversion. The 4.309MHz IF is sampled to produce a 2-bit digital output. If the GP2010 is used in conjunction with the GP2021 correlator, then the GP2021 provides a sampling clock of 5.714MHz. This converts the IF to a 1.405MHz 2-bit digital output at TTL levels.

The GP2010 can operate from a single supply from +3V (nominal) to +5V (nominal).

A block diagram of the circuit is shown in figure 2.

### **IF STRIP**

The input signal to the GP2010 is the GPS L1 signal received via an antenna and a suitable LNA. The L1 input is a spread spectrum signal at 1575.42MHz with 1.023Mbps BPSK modulation. The signal level at the antenna is about -130dBm, spread over a 2.046MHz bandwidth, so the wanted signal is actually buried in noise. The high RF input compression point of the GP2010 means that with subsequent IF filtering it is possible to reject large out of band jamming signals, in particular 900MHz as used by mobile telephones. The on-chip PLL generates the first local-oscillator frequency at 1400MHz. The output of the front-end mixer (Stage 1) at 175.42 MHz can then be filtered before being applied to the second stage. The double-balanced stage 1 mixer outputs are open-collectors, and require external dc bias to  $V_{CC}$ .

The second stage contains further gain and a mixer with a local oscillator signal at 140 MHz giving a second IF at 35.42 MHz. The second stage mixer is also double-balanced with open-collector outputs requiring external dc bias to  $V_{CC}$ .

The signal from stage 2 is passed through an external filter with a 1dB bandwidth of 1.9MHz. The performance of this filter is critical to system performance and it is recommended that a SAW filter is used (part number SAFJA35M4WC0Z00, available from Murata). The output of the filter then feeds the main IF amplifier. This includes 2 AGC amplifiers and a third mixer with a local oscillator signal at 31.111 MHz giving a final IF at 4.309 MHz. There is an on-chip filter after the third mixer which provides filtering centred on 4.309 MHz. The IF output, which has 1k $\Omega$  output impedance, is provided for test purposes. All of the signals within the IF amplifier are differential including the filter inputs and outputs, except the IF output (pin 1), to reduce any common mode interference.




Fig. 2 Block diagram of GP2010

The IF output is fed to a 2-bit quantiser which provides sign and magnitude (MSB and LSB) outputs. The magnitude data controls the AGC loop, such that on average the magnitude bit is set (high) 30% of the time. The AGC time constant is set by an external capacitor.

The sign and magnitude data, SIGN (pin 13) and MAG (pin 12), are latched by the rising edge of the sample clock, CLK (pin 11), which is normally derived from the correlator; the GP2021 provides a 5.714MHz (=40/7) clock, giving a sampled IF centred on 1.405MHz.

The Digital Interface circuits use a separate power-supply,  $V_{DD}(IO)$ , which would normally be shared with the correlator to minimise crosstalk between the analog and digital sections of the device.

#### **ON-CHIP PHASE-LOCKED LOOP SYNTHESISER**

All of the local oscillator signals are derived from an on chip phase locked loop synthesiser. This includes a 1400MHz VCO complete with on-chip tank circuit, dividers and phase detector, with external loop filter components. A 10.000MHz reference frequency is required for the PLL. This can be achieved by attaching an external 10.000MHz crystal to the on-chip PLL reference oscillator (see figure 5). However in most applications the user will need an external source, such as a TCXO, to provide greater frequency stability (see figure 6). An external reference should be ac coupled to REF2 (pin 24); REF 1 (pin 25) should be left open circuit.

The three local oscillator signals 1400MHz, 140.0MHz and 31.11MHz are derived from the 1400MHz synthesiser output. The synthesiser also provides a 40 MHz balanced differential output clock (pins 14 & 15) which can be used to clock the GP2021 correlator. The clock is a low level differential signal which helps minimise interference with the analog areas of the circuit. A PLL lock-detect output, LD (pin 19), is also provided, which is logic high when the PLL is phaselocked to the 10.000MHz reference signal.

The VCO power-supply incorporates an on-chip regulator to improve the noise-immunity of the PLL. This feature is only available when operating with a 5 volt (nominal) supply which is regulated to 3.3 volts internally. This internal regulated supply is referenced to  $V_{CC}(OSC)$  (pin 5). Figure 7 shows the required connections for both 3 volt and 5 volt operation.

A further feature of the circuit is the TEST input (pin 18). When this input is held high the PLL is unlocked with the VCO at its maximum frequency.

#### **POWER-DOWN CAPABILITY**

A power down function is provided on the GP2010, to limit power consumption. This powers down the majority of the circuit except the "power-on reset" function (see below).

If the power down feature is not required, the Powerdown input,  $PD_n$  (pin 17), should be connected to 0V dc (=Vee/Ground).

#### **POWER-ON RESET FUNCTION**

The GP2010 includes a voltage detector which operates from the digital interface supply. This circuit is used to produce a TTL logic low output while the GPS receiver power supply is switching on, and produces a logic high output when the power supply voltage has achieved a nominal value. This output can be used to disable the GP2021 correlator while the power supply is switching on. An internal bandgap reference of approximately +1.21V is compared with the voltage on a sense pin, PRef (pin 8); when the voltage on this pin exceeds the reference, a TTL logic high level appears at the Power-on Reset output, PReset (pin 9). Thus, if the sense input voltage is derived from an external resistive divider from the Digital Interface supply, V<sub>DD</sub>(IO) (pin 16), such that the sense voltage at nominal  $V_{CC}$  is  $V_{S}$ , then the supply threshold, Vcc(thresh), at which the PReset output goes to logic high is:-

$$V_{S} = \frac{V_{CC} \text{ (nom) x 1.21}}{V_{CC} \text{ (thresh)}}$$

For a V<sub>CC</sub> (nom) of 5.0V, V<sub>CC</sub> (thresh) may be set to approx. 4.0V, giving V<sub>S</sub> of 1.5V.

For a V<sub>CC</sub> (nom) of 3.0V, V<sub>CC</sub> (thresh) may be set to approx. 2.4V, giving V<sub>S</sub> of 1.5V.

#### ADDITIONAL INFORMATION

All the digital inputs and outputs can use a separate power supply to help prevent digital switching transitions interacting with the analog sections of the device, and as an additional precaution, the digital inputs and outputs are on the opposite side of the device to the critical analog pins.

### **ELECTRICAL CHARACTERISTICS**

The Electrical Characteristics are guaranteed over the following range of operating conditions (see Fig. 3 for test circuit):

Industrial (I) grade:  $T_{AMB} = -40^{\circ}C$  to  $+85^{\circ}C$ Supply voltage:  $V_{CC}$  and  $V_{DD} = +2.7V$  to +5.5VTest conditions (unless otherwise stated):

 $V_{CC}$  = +2.7V and +5.5V,  $V_{DD}$  = +2.7V and +5.5V Industrial (I) grade product: +25°C Supply voltages: Test temperature:

	Value					
Characteristic	Min.	Тур.	Max.	Units	Conditions	
SUPPLY CURRENT Normal mode - Analog interface - Digital interface Power down mode - Analog interface - Digital interface Power Supply Differential Power down Response time		55 9 3 3 3	77 14.5 6 5 100	mA mA mA mV μs	Pins 5, 23, 26, 32, 35, 42 Pin 16 Pins 5, 23, 26, 32, 35, 42 Pin 16 Between any $V_{CC}/V_{DD}$ pins (Note 7) (Note 7)	
IF STRIP Front End/Mixer 1 Conversion Gain (G1) Noise Figure Input Compression (1dB)	11	18 9 -16	25	dB dB dBm	$R_{O} = 600\Omega$ (Note 2) F <sub>IN</sub> = 1575.42MHz Z <sub>S</sub> = 50Ω (Note 7)	
Input Impedance Differential Output Impedance	-22	15 3.6 700		Ω nH Ω	Pin 29 (Notes 1 and 7) (Notes 1 and 7) Pins 33 & 34 (Note 8)	
RF Input Image Rejection <b>Stage 2/Mixer 2</b> Conversion Gain (G2) Input Compression (1dB) Differential Input Impedance Differential Output Impedance	22 5	8 27 14 700 500	33	dB dB mV rms Ω Ω	F <sub>IN</sub> = 1224.58MHz (Note 7) F <sub>IN</sub> = 175.42MHz Pins 36 & 37 (Note 8) Pins 40 & 41 (Note 8)	
Stage 3 High Gain (In terms of total strip) High Gain (G3) Gain Control Range Differential Input Impedance IF Output amplitude IF Output impedance 4.3MHz Filter Response Flatness $4.3 \pm 1MHz$ Rejection @ 0.5MHz @ 50MHz	106-G1-G2 60 -1.5 45	75 60 1 85 1 14 70	120 +1.0	dB dB dB kΩ mV rms kΩ dB dB dB dB	(Note 6) F <sub>IN</sub> = 35.42MHz (Note 3) Pins 43 & 44 (Note 8) CW input (Note 3) Pin 1(Note 8) (Note 7 and 9)	
2 BIT QUANTISER Sign Duty Cycle Mag Duty Cycle AGC Time Constant	40 20	50 30 2	60 40	% % ms	} (Note 10) C <sub>AGC</sub> = 100nF	
ON-CHIP PLL SYNTHESISER Phase Noise ± 1kHz ± 10kHz ± 100kHz ± 100kHz ± 50MHZ ± 50MHz DLL Ocume		-68 -75 -88 -110 -120 -120		dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz dBc/Hz	15kHz Loop Bandwidth (Note 7)	
PLL Spurs		-50		dBc	(Note 7)	

	Value			Unite		
Characteristic	Min.	Тур.	Max.	Units	Conditions	
VCO Maximum Lock Frequency VCO Minimum Lock Frequency VCO regulator output voltage VCO Gain Phase Detector Gain	1414 3 50	3.3 150 5.3	1386 3.5 240	MHz MHz V MHz/V V/rad	(Note 4) (Note 7)	
10MHz Reference Input 10MHz Reference Input Impedance	0.1	0.6 5	1.2	V pk-pk kΩ	Pin 24 (Note 11)	
PLL Lockup Time PLL Loop Gain		6 150		ms dB	From Power up (Note 7) (Note 7)	
DIGITAL INTERFACES Sample Clock, Power Down, Test Inputs. V <sub>IH</sub> V <sub>IL</sub> Input Current High I <sub>IH</sub> Input Current Low I <sub>IL</sub>	2 0 -300		V <sub>DD</sub> 0.5 10	۷ ۷ 4	Pins 11, 17, 18 $V_{IH} = V_{DD}$ $V_{IL} = V_{EE}$	
Sign/Mag Outputs V <sub>OH</sub> V <sub>OL</sub>	V <sub>DD</sub> -1		0.5	V V	Pins 13, 12 I <sub>O</sub> = -0.5mA I <sub>O</sub> = 0.5mA	
Sample Clock to Sign/Mag Delay		20		ns	$CL = 15pF, RL = 15k\Omega$ (Note 7)	
$\begin{array}{l} \textbf{40MHz Clock Output} \\ \text{High Level (V_{OH})} \\ \text{Low Level (V_{OL})} \\ \text{Output (differential)} \end{array}$	V <sub>DD</sub> -1.25	V <sub>DD</sub> -1 V <sub>OH</sub> -0.1 220	V <sub>DD</sub> -0.8	V V mV p-p	Pins 14 & 15 (Note 5) CL = 15pF (GND) (Note 7) CL = 5pF (Diff) (Note 7)	
Duty Cycle		43		%	(Note 7)	
<b>LD (PLL Lock)/PReset Outputs</b> Low Level (V <sub>OL</sub> ) High Level (V <sub>OH</sub> )	V <sub>DD</sub> -1	0.2 V <sub>DD</sub>	0.5	V V	Pins 19 and 9 $I_O = 0.5mA$ $I_O = -10\mu A$	
<b>Power-on Reset comparator input</b> Power Reset Reference Level Power Reset Reference Input Current	1.1 -10		1.35 10	ν μΑ	Pin 8	

**Notes On Electrical Characteristics:-** All RF measurements are made with appropriate matching to the input or output impedances, such as balun transformers, and levels refer to matched 50ohm ports (see figure 3 for test circuit)

- 1. RF input impedance (series) without input matching components connected expressed as Real impedance with reactive inductor value. Measured at 1575.42MHz.
- 2. Input matched to 50ohm, output loaded with 600ohms differential
- 3. Maximum Stage 3 input signal amplitude for correct AGC operation = 20mV rms.
- 4. VCO regulator voltage measured with respect to Vcc (OSC) pin 5.
- 5. OPCLK outputs are differential and are referenced to  $V_{DD}$ .
- 6. Minimum gain requirement expressions:

where:

-7dBm	=	typical IF Output level with AGC active (equivalent to 100mV rms)
-174dBm/Hz	=	background noise level at RF input
19dB	=	sum of LNA gain and noise figure
-21dB	=	total loss in 175MHz and 35MHz filters
63dB	=	summation of noise over a 2MHz bandwidth

Rearranging the above expression gives G1 + G2 + G3 > 106dB.

- 7. This parameter is not production tested.
- 8. This impedance is toleranced at +/-30% and is not production tested.
- 9. Roll off occurs in on-chip capacitive coupling IF Output to input of ADC circuit. Not measurable at IF Output.
- 10. CW input on pins 43 & 44 of 35.42MHz at 7mV rms.
- 11. This input impedance applies to the typical input level. The impedance is level dependent and is not tested or guaranteed.

PIN DESCRIPTIONS All V\_{EE} and V\_{CC}\!/V\_{DD} pins should be connected to ensure reliable operation

Pin No.	Signal Name	Input/Output	Description		
1	IFOutput	Output	IF Test output. Connected to output of Stage 3 prior to the A to D converter. A series $1k\Omega$ resistor is incorporated for buffering purposes.		
2	PLL Filt1	Output	PLL Filter 1. Connected to the bias network within the on-chip VCO. An external PLL loop filter network should be connected between this pin and PLL Filt 2 (see below).		
3	PLL Filt2	Output	PLL Filter 2. Connected to the varactor diodes within the on-chip VCO. An external PLL loop filter network should be connected between this pin and PLL Filt 1 (see above).		
4,6	V <sub>EE</sub> (OSC)	Input	Negative supply to the on-chip VCO. (See Note 1)		
5	V <sub>CC</sub> (OSC)	Input	Positive supply to the on-chip VCO.		
7	V <sub>EE</sub> (REG)	Input	Negative supply to the VCO regulator. This must be connected to GND.		
8	PRef	Input	Power-on Reset Reference input. An on-chip comparator produces a logic HI when the PRef input voltage exceeds +1.21V. (Nom) (See Page 3).		
9	PReset	Output	Power-on Reset Output. A TTL compatible output controlled by the Power-on reset comparator (See above). This output remains active even when the chip is powered down. (See pin 17 - PDn).		
10	V <sub>EE</sub> (IO)	Input	Negative supply to the Digital Interface. (See Note 2)		
11	CLK	Input	Sample Clock input from the correlator chip. A TTL compatible input (which operates at 5.714MHz if use with GP2021 correlator device) used to clock the MAG & SIG output latches, on the <b>rising</b> edge of the CLK signal.		
12	MAG	Output	Magnitude bit data output. A TTL compatible signal, representing the <i>magnitude</i> of the mixed down IF signal. Derived from the on-chip 2-bit A to D converter, synchronised to the CLK input clock signal.		
13	SIGN	Output	Sign bit data output. A TTL compatible signal, representing the <i>polarity</i> of the mixe down IF signal. Derived from the on-chip 2-bit A to D converter synchronised to the CLK input clock signal.		
14	OPCIk-	Output	40MHz Clock output - inverse phase. One side of a balanced differential output clock, with opposi polarity to Pin 15 - OPCIk+. Used to drive a master-clock sign within the correlator chip.		
15	OPCIk+	Output	40MHz Clock output - true phase. Other side of a balanced differential output clock set, with opposite polarity to Pin 14 - OPClk Used to drive a master- clock signal within the correlator chip.		
16	V <sub>DD</sub> (IO)	Input	Positive supply to the Digital Interface. (See Note 2)		

Pin No.	Signal Name	Input/Output	Description	
17	PDn	Input	Power-Down control input. A TTL compatible input, which when set to logic high, will disable ALL of the GP2010 functions, except the power-on reset block. Useful to reduce the total power consumption of the GP2010. If this feature is not required, the pin should be connected to 0V ( $V_{EE}$ /GND).	
18	TEST	Input	Test control input - Disable PLL. A TTL compatible input, which when set to logic high, will disable the on-chip PLL, by disconnecting the divided-down VCO signal to the phase-detector. The VCO will free run at its upper range of frequency operation. If this feature is not required, the pin should be connected to 0V (V <sub>EE</sub> /GND).	
19	LD	Output	PLL Lock Detect output. A TTL compatible output, which indicates if the PLL is phase- locked to the PLL reference oscillator. Will become logic high only when phase-lock is achieved.	
20	V <sub>EE</sub> (DIG)	Input	Negative supply to the PLL and A to D converter.	
21	AGC-	Output	AGC Capacitor output - inverse phase. One side of a balanced output from the AGC block within IF Stage 3, to which an external capacitor is connected to set the AGC time-constant.	
22	AGC+	Output	AGC Capacitor output - true phase. One side of a balanced output from the AGC block within IF Stage 3, to which an external capacitor is connected to set the AGC time-constant.	
23	V <sub>CC</sub> (DIG)	Input	Positive supply to the PLL and A to D converter.	
24	REF 2	Input	10.000MHz PLL Reference signal input . Input to which an externally generated 10.000MHz PLL reference signal should be ac coupled, if an external PLL reference frequency source (e.g TCXO) is used (see fig. 6). If no external reference is used, this pin forms part of the on- chip PLL reference oscillator, in conjunction with an external 10.000MHz crystal (see fig. 5).	
25	REF 1	Input	PLL reference oscillator auxillary connection. Used in conjunction with Pin 24 (REF 2) to allow a 10.000MH external crystal to provide the PLL reference signal if no external PLL reference frequency source (e.g TCXO) is used This pin should NOT be connected if an external TCXO is being used (see fig. 5).	
26, 32	V <sub>CC</sub> (RF)	Input	Positive supply to the RF input and Stage 1 IF mixer. Both pins 26 & 32 ( $V_{CC}$ (RF)) are connected internally, but must both be connected to $V_{CC}$ externally, to keep series inductance to a minimum.	
27, 28, 30, 31	V <sub>EE</sub> (RF)	Input	Negative supply to the RF input and Stage 1 IF mixer. Pins 27, 28, 30 & 31 are all connected internally, but must ALL be connected to 0V ( $V_{EE}$ /GND) externally, to keep series inductance to a minimum.	

Pin No.	Signal Name	Input/Output	Description	
29	RF Input	Input	RF input. The GPS RF input signal @ 1575.42MHz from an external antenna with LNA and filter is connected to this pin via an input-matching network (see fig.4).	
33	O/P 1-	Output	Stage 1 mixer output @ 175.42MHz - inverse phase. One of a balanced output from first stage IF mixer, to whic one input of an external balanced 175MHz bandpass filter connected. External dc biasing is required via an inductor connected to V <sub>CC</sub> (RF) - the value of which is dependent on th filter used.	
34	O/P 1+	Output	Stage 1 mixer output @ 175.42MHz - true phase. Second of a balanced output from first stage IF mixer, to which the second input of an external balanced 175MHz bandpass filter is connected. External dc biasing is required via an inductor connected to $V_{CC}(RF)$ -the value of which is dependent on the filter used.	
35	V <sub>CC</sub> (2)	Input	Positive supply to the Stage 2 IF mixer.	
36	I/P 2-	Input	Stage 2 mixer input @ 175.42MHz - inverse phase. One of a balanced input to the second stage IF mixer, to whone of the balanced signal outputs from the external 175M bandpass filter is connected.	
37	I/P 2+	Input	Stage 2 mixer input @ 175.42MHz - true phase. Second of a balanced input to the second stage IF mixer, which the second of the balanced signal outputs from the external 175MHz bandpass filter is connected.	
38,39	V <sub>EE</sub> (IF)	Input	Negative supply to the Stage 2 IF mixer, and Stage 3 IF block.	
40	O/P 2-	Output	Stage 2 mixer output @ $35.42$ MHz - inverse phase. One of a balanced output from second stage IF mixer, to whi one input of an external balanced $35.42$ MHz bandpass filter connected. External dc biasing is required via an Inductor connected to V <sub>CC</sub> . (See Note 3)	
41	O/P 2+	Output	Stage 2 mixer output @ 35.42MHz - true phase. Second of a balanced output from second stage IF mixer which the second input of an external balanced 35.42MH bandpass filter is connected. External dc biasing is requir via an Inductor connected to V <sub>CC</sub> . (See Note 3)	
42	V <sub>CC</sub> (3)	Input	Positive supply to the Stage 3 IF mixer.	
43	I/P 3-	Input	Stage 3 mixer input @ 35.42MHz - inverse phase. One of a balanced input to the third stage IF mixer, to whi one of the balanced signal outputs from the external 35.42MI bandpass filter is connected. (See Note 3)	
44	I/P 3+	Input	Stage 3 mixer input @ 35.42MHz - true phase. Second of a balanced input to the third stage IF mixer, to which the second of the balanced signal outputs from the external 35.42MHz bandpass filter is connected. (See Note 3)	

### **Notes on Pin Descriptions**

- 1). Both pins 4 & 6 (V<sub>EE</sub> (OSC)) are connected internally. If the VCO regulator is used (V<sub>CC</sub> = +5.00V nominal) then both pins 4 & 6 must be left floating, with either pin de-coupled to V<sub>CC</sub> (OSC) with a 100nF capacitor. In this configuration, the dc output level of the regulator can be monitored from V<sub>EE</sub> (OSC), with respect to V<sub>CC</sub> (OSC) NOT 0V (V<sub>EE</sub>/GND). For operation at V<sub>CC</sub> <+4.0V, the VCO regulator cannot be used, and both V<sub>EE</sub> (OSC) pins must be shorted to V<sub>EE</sub> (REG) (Pin 7) see Fig. 7.
- 2). The Digital Interface supply is independent from all the other supply pins, allowing supply separation to reduce the likelihood of undesirable digital signals interfering with the IF strip. (Note the maximum allowable Power Supply Differential in the Electrical Characteristics page 4).
- 3). The 35.42MHz Bandpass filter should have a bandwidth of approx 2.0MHz.

### CONTROL SIGNALS

	L	Н
Power Down	Normal Operation	Powered Down
TEST	Normal Operation	Test




Fig. 3 GP2010 test circuit

### **OPERATING NOTES**

A typical application circuit is shown in figure 4 with the GP2010 front-end interfaced to the GP2021 12 channel correlator integrated circuit. The RF input has an unmatched input impedance (see page 4). The RF input matching components Cs and Cp should be mounted as close to the RF input as possible: also the Vee(RF) tracks must be kept as short as possible. A SAW may be used as a 175.42MHz filter, but this can be replaced by a simpler coupled-tuned LC filter if there is no critical out-of band jamming immunity requirement. The DC bias to mixer 1 is provided via inductors L1 and L2, which may form part of the 175.42MHz filter. The output of mixer 2 requires an external dc bias, achieved with inductors L3 and L4, which also serve to tune out the input capacitance of the 35.42MHz SAW filter. The output of the SAW is tuned with inductor L5. The AGC capacitor (Cagc) determines the AGC time-constant. The PLL loop filter components are selected to give a PLL loop bandwidth of approx. 10kHz. The IF Output is normally used for test-purposes only, but is available to the user if required. Typically a low noise preamplifier (gain >+15dB) is used, and may be located with a remote antenna.

### QUALITY AND RELIABILITY

At Zarlink Semiconductor, quality and reliability are built into products by rigorous control of all processing operations, and by minimising random, uncontrolled effects in all manufacturing operations. Process management involves full documentation of procedures, recording of batch-bybatch data, using traceability procedures, and the provision of appropriate equipment and facilities to perform sample screening and conformance testing on finished product.

A common information management system is used to monitor the manufacturing on Zarlink Semiconductor CMOS and Bipolar processes. All products benefit from the use of an integrated monitoring system throughout all manufacturing operations, leading to high quality standards for all technologies.

Further information is contained in the Quality Brochure, available from Zarlink Semiconductor Sales Offices.




Fig. 4 GP2010 typical application




Fig. 5 Crystal Reference connections




Fig. 6 TCXO Reference connections




Fig. 7 VCO power-supply connections

### TYPICAL CHARACTERISTICS OF THE GP2010 GPS RECEIVER RF FRONT-END

The GP2010 has been characterised to guarantee reliable operation over the Industrial Temperature range (-40°C -> +85°C ambient). This was achieved by setting the device case temperature to extremes of +110°C and -50°C. The following charts show the typical variation of key parameters across the extended case temperature range.

*NOTE:* ALL Measurements at Vcc = +2.65V made with VCO voltage-regulator *DISABLED*.




Fig. 8 Supply Current - Analog interface - normal mode




Fig. 9 Supply Current - Analog interface - power-down mode




Fig. 10 Supply Current - Digital interface - normal mode




Fig. 11 Supply Current - Digital interface - power-down mode




Fig. 12 Noise figure of IF chain in a typical application circuit




Fig. 13 On-chip Phase-locked-loop Synthesiser Loop gain




Fig. 14 On-chip Phase-locked-loop Synthesiser Phase-detector gain




Fig. 15 On-chip Phase-locked-loop Synthesiser - LOW and HIGH limits of VCO frequency for PLL to be locked (Note that this a **typical** characteristic and **cannot** be guaranteed)





Fig. 16 On-chip Phase-locked-loop Synthesiser - Phase-noise of VCO producing 1400MHz CW signal at 10kHz offset (15kHz PLL loop bandwidth)



(15kHz PLL loop bandwidth)




Fig. 18 Frontend/Mixer 1 Small-signal Conversion Gain - RF I/P frequency at 1575.42MHz




Fig. 19 Frontend/Mixer 1 Input level for 1dB Conversion Gain-compression - RF I/P frequency at 1575.42MHz




Fig. 20 Frontend/Mixer 1 Image rejection - RF I/P frequency at 1224.58MHz




Fig. 21 Stage 2/Mixer 2 Small-signal Conversion Gain - Stage 2 I/P frequency at 175.42MHz




Fig. 22 Stage 2/Mixer 2 Input level for 1dB Conversion Gain-compression - Stage 2 I/P frequency at 175.42MHz




Fig. 23 Stage 3 MAXIMUM Small-signal Conversion Gain - Stage 3 I/P frequency at 35.42MHz




Fig. 24 Power-on Reset Threshold level




Fig. 25 Duty-cycle of MAG digital output (pin 12), sampled at 5.71MHz in a typical application circuit -RF I/P signal = 1575.42MHz CW, -85dBm - equivalent to 26dB excess noise from a typical GPS antenna




Fig. 26 Duty-cycle of SIGN digital output (pin 13), sampled at 5.71MHz in a typical application circuit - RF I/P signal = 1575.42MHz CW, -85dBm - equivalent to 26dB excess noise from a typical GPS antenna




Fig. 27 Amplitude of IFOUT (pin 1) at 4.3MHz (±1.0MHz) in a typical application circuit - RF I/P signal = 1575.42MHz CW, -85dBm - equivalent to 26dB excess noise from a typical GPS antenna





Fig. 28 Typical Matched RF I/P Impedance between 1000MHz and 2000MHz RF I/P level @ -40dBm



#### Notes:

- 1. Pin 1 indicator may be a corner chamfer, dot or both.
- 2. Controlling dimensions are in millimeters.
- 3. The top package body size may be smaller than the bottom package body size by a max. of 0.15 mm.
- 4. Dimension D1 and E1 do not include mould protusion.
- 5. Dimension b does not include dambar protusion.
- 6. Coplanarity, measured at seating plane G, to be 0.010 mm max.

© Zarlink Semiconductor 2002 All rights reserved.						Package Code
ISSUE	1	2	3	4	Previous package codes	Package Outline for 44 lead
ACN	201346	205424	207059	212437	GP	MQFP (10 x 10 x 2.0mm) 3.2mm Footprint
DATE	250ct96	220ct98	29Jun99	25Mar02		·
APPRD.						GPD00231



# For more information about all Zarlink products visit our Web Site at

### www.zarlink.com

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. trading as Zarlink Semiconductor or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in an I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright 2002, Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE