

## C8051F300/1/2/3 C8051F304/5

## Mixed-Signal ISP FLASH MCU Family

#### ANALOG PERIPHERALS

#### - 8-Bit ADC

- Up to 500 ksps
- Up to 8 External Inputs
- Programmable Amplifier Gains of 4, 2, 1, & 0.5
- VREF from External Pin or VDD
- Built-in Temperature Sensor
- External Conversion Start Input
- Comparator
  - Programmable Hysteresis and Response Time
  - Configurable as Interrupt or Reset Source
  - Low Current ( $< 0.5 \mu A$ )

#### **ON-CHIP DEBUG**

- On-Chip Debug Circuitry Facilitates Full Speed, Non-Intrusive In-System Debug (No Emulator Required!)
- Provides Breakpoints, Single Stepping, Inspect/Modify Memory and Registers
- Superior Performance to Emulation Systems Using ICE-Chips, Target Pods, and Sockets
- Complete Development Kit: \$99

#### **SUPPLY VOLTAGE 2.7V TO 3.6V**

- Typical Operating Current: 5mA @ 25 MHz; 11µA @ 32 kHz
- Typical Stop Mode Current: 0.1 μA
- Temperature Range: -40°C to +85°C

#### HIGH SPEED 8051 µC Core

- Pipe-lined Instruction Architecture; Executes 70% of Instructions in 1 or 2 System Clocks
- Up to 25 MIPS Throughput with 25 MHz Clock
- Expanded Interrupt Handler
- MEMÔRY
- 256 Bytes Internal Data RAM
- 8k Bytes FLASH; In-System Programmable in 512 byte Sectors

#### **DIGITAL PERIPHERALS**


- 8 Port I/O; All 5 V tolerant with High Sink Current
- Hardware Enhanced UART and SMBus<sup>™</sup> Serial Ports
- Three General Purpose 16-Bit Counter/Timers
- 16-Bit Programmable Counter Array (PCA) with Three Capture/Compare Modules
- Real Time Clock Mode using PCA or Timer and External Clock Source


#### **CLOCK SOURCES**

- Internal Oscillator: 24.5 MHz with ±2% Accuracy Supports UART Operation
- External Oscillator: Crystal, RC, C, or Clock (1 or 2 Pin Modes)
- Can Switch Between Clock Sources on-the-fly; Useful in Power Saving Modes

#### 11-PIN MICRŎ LEAD PACKAGE

- 3x3mm PWB Footprint; Actual MLP Size:







Notes



## C8051F300/1/2/3 C8051F304/5

## **TABLE OF CONTENTS**

1.	SYSTEM OVERVIEW	11
	1.1. CIP-51 <sup>TM</sup> Microcontroller Core	14
	1.1.1. Fully 8051 Compatible	14
	1.1.2. Improved Throughput	14
	1.1.3. Additional Features	15
	1.2. On-Chip Memory	16
	1.3. On-Chip Debug Circuitry	
	1.4. Programmable Digital I/O and Crossbar	18
	1.5. Serial Ports	
	1.6. Programmable Counter Array	19
	1.7. 8-Bit Analog to Digital Converter (C8051F300/2 Only)	
	1.8. Comparator	21
2.	ABSOLUTE MAXIMUM RATINGS	
3.	GLOBAL DC ELECTRICAL CHARACTERISTICS	
4.	PINOUT AND PACKAGE DEFINITIONS	
5.	ADC0 (8-BIT ADC, C8051F300/2)	
	5.1. Analog Multiplexer and PGA	
	5.2. Temperature Sensor	
	5.3. Modes of Operation	
	5.3.1. Starting a Conversion	
	5.3.2. Tracking Modes	
	5.3.3. Settling Time Requirements	
	5.4. Programmable Window Detector	
	5.4.1. Window Detector In Single-Ended Mode	
	5.4.2. Window Detector In Differential Mode	
6. 7	VOLTAGE REFERENCE (C8051F300/2)	
7.	COMPARATOR0	
8.	CIP-51 MICROCONTROLLER	
	8.1. INSTRUCTION SET	
	8.1.1. Instruction and CPU Timing	
	8.1.2. MOVX Instruction and Program Memory	
	8.2. MEMORY ORGANIZATION	
	8.2.1. Program Memory	
	8.2.2. Data Memory	
	<ul><li>8.2.3. General Purpose Registers</li><li>8.2.4. Bit Addressable Locations</li></ul>	
	8.2.7. Register Descriptions	
	8.3. Interrupt Handler	
	8.3.1. MCU Interrupt Sources and Vectors	
	8.3.2. External Interrupts	
	8.3.3. Interrupt Priorities	08

## C8051F300/1/2/3 C8051F304/5




8.3.4. Interrupt Latency	58
8.3.5. Interrupt Register Descriptions	70
8.4. Power Management Modes	
8.4.1. Idle Mode	
8.4.2. Stop Mode	
9. RESET SOURCES	
9.1. Power-On Reset	
9.2. Power-Fail Reset / VDD Monitor	
9.3. External Reset	
9.4. Missing Clock Detector Reset	
9.5. Comparator0 Reset	
9.6. PCA Watchdog Timer Reset	
9.7. FLASH Error Reset	
9.8. Software Reset	
10. FLASH MEMORY	
10.1.Programming The FLASH Memory	
10.1.1. FLASH Lock and Key Functions	
10.1.2. FLASH Erase Procedure	
10.1.3. FLASH Write Procedure	
10.2. Non-volatile Data Storage	
10.3. Security Options	
11. OSCILLATORS	
11.1.Programmable Internal Oscillator	
11.2. External Oscillator Drive Circuit	)) )1
11.3. System Clock Selection	
11.4. External Crystal Example	
11.5. External RC Example	
11.6. External Capacitor Example	
12. PORT INPUT/OUTPUT	)5
12.1.Priority Crossbar Decoder	
12.2. Port I/O Initialization	
12.3. General Purpose Port I/O	
13. SMBUS	
13.1. Supporting Documents	
13.2. SMBus Configuration	
13.3. SMBus Operation	
13.3.1. Arbitration	
13.3.2. Clock Low Extension	
13.3.3. SCL Low Timeout	
13.3.4. SCL High (SMBus Free) Timeout	
13.4. Using the SMBus	
13.4.1. SMBus Configuration Register	
13.4.2. SMB0CN Control Register	
13.4.3. Data Register	
13.5. SMBus Transfer Modes	



## C8051F300/1/2/3 C8051F304/5

13.5.1. Master Transmitter Mode	
13.5.2. Master Receiver Mode	
13.5.3. Slave Receiver Mode	
13.5.4. Slave Transmitter Mode	118
13.6. SMBus Status Decoding	
14. UART0	
14.1. Enhanced Baud Rate Generation	124
14.2. Operational Modes	125
14.2.1. 8-Bit UART	125
14.2.2. 9-Bit UART	
14.3. Multiprocessor Communications	127
15. TIMERS	133
15.1. Timer 0 and Timer 1	133
15.1.1. Mode 0: 13-bit Counter/Timer	133
15.1.2. Mode 1: 16-bit Counter/Timer	134
15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload	135
15.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)	136
15.2. Timer 2	141
15.2.1. 16-bit Timer with Auto-Reload	
15.2.2. 8-bit Timers with Auto-Reload	142
16. PROGRAMMABLE COUNTER ARRAY	145
16.1.PCA Counter/Timer	146
16.2. Capture/Compare Modules	147
16.2.1. Edge-triggered Capture Mode	
16.2.2. Software Timer (Compare) Mode	
16.2.3. High Speed Output Mode	150
16.2.4. Frequency Output Mode	151
16.2.5. 8-Bit Pulse Width Modulator Mode	152
16.2.6. 16-Bit Pulse Width Modulator Mode	
16.3. Watchdog Timer Mode	154
16.3.1. Watchdog Timer Operation	154
16.3.2. Watchdog Timer Usage	
16.4. Register Descriptions for PCA	
17. C2 INTERFACE	
17.1.C2 Interface Registers	161
17.2. C2 Pin Sharing	163





Notes



## LIST OF FIGURES AND TABLES

1.	SYSTEM C	DVERVIEW	
		Product Selection Guide	
	Figure 1.1.	C8051F300/2 Block Diagram	12
	Figure 1.2.	C8051F301/3/4/5 Block Diagram	
	Figure 1.3.	Comparison of Peak MCU Execution Speeds	14
	Figure 1.4.	On-Chip Clock and Reset	15
	Figure 1.5.	On-chip Memory Map (C8051F300/1/2/3 shown)	16
	Figure 1.6.	Development/In-System Debug Diagram	17
	Figure 1.7.	Digital Crossbar Diagram	18
	Figure 1.8.	PCA Block Diagram	19
	Figure 1.9.	PCA Block Diagram	19
	Figure 1.10.	8-Bit ADC Block Diagram	20
	Figure 1.11.	Comparator Block Diagram	21
2.	ABSOLUT	E MAXIMUM RATINGS	
	Table 2.1.	Absolute Maximum Ratings*	22
3.	<b>GLOBAL I</b>	DC ELECTRICAL CHARACTERISTICS	
	Table 3.1.	Global DC Electrical Characteristics	23
4.	<b>PINOUT A</b>	ND PACKAGE DEFINITIONS	
	Table 4.1.	Pin Definitions for the C8051F300/1/2/3/4/5	24
	Figure 4.1.	MLP-11 Pinout Diagram (Top View)	25
		MLP-11 Package Drawing	
	Table 4.2.	MLP-11 Package Diminsions	26
	Figure 4.3.		
	Figure 4.4.	Typical MLP-11 Landing Diagram	28
5.	ADC0 (8-B	IT ADC, C8051F300/2)	
		ADC0 Functional Block Diagram	
		Typical Temperature Sensor Transfer Function	
	Figure 5.3.	Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V)	34
	Figure 5.4.		
	Figure 5.5.	ADC0 Equivalent Input Circuits	37
	Figure 5.6.	AMX0SL: AMUX0 Channel Select Register (C8051F300/2)	38
	Figure 5.7.	ADC0CF: ADC0 Configuration Register (C8051F300/2)	39
	Figure 5.8.	ADC0: ADC0 Data Word Register (C8051F300/2)	39
		ADC0CN: ADC0 Control Register (C8051F300/2)	
	Figure 5.10.	ADC Window Compare Examples, Single-Ended Mode	41
	Figure 5.11.	ADC Window Compare Examples, Differential Mode	42
	Figure 5.12.	ADC0GT: ADC0 Greater-Than Data Byte Register (C8051F300/2)	43
	Figure 5.13.	ADC0LT: ADC0 Less-Than Data Byte Register (C8051F300/2)	43
	Table 5.1.	ADC0 Electrical Characteristics	44
6.		C REFERENCE (C8051F300/2)	
		Voltage Reference Functional Block Diagram	
	•	REF0CN: Reference Control Register	
	Table 6.1.	External Voltage Reference Circuit Electrical Characteristics	46



### 7. COMPARATOR0

	Figure 7.1.	Comparator0 Functional Block Diagram	.47
		Comparator Hysteresis Plot	
		CPT0CN: Comparator0 Control Register	
		CPT0MX: Comparator0 MUX Selection Register	
		CPT0MD: Comparator0 Mode Selection Register	
	Table 7.1.	Comparator0 Electrical Characteristics	
8.		CROCONTROLLER	
		CIP-51 Block Diagram	.53
	Table 8.1.	CIP-51 Instruction Set Summary	
	Figure 8.2.	Program Memory Maps	
	Figure 8.3.	Data Memory Map	
	Table 8.2.	Special Function Register (SFR) Memory Map	
	Table 8.3.	Special Function Registers	
		DPL: Data Pointer Low Byte	
	Figure 8.5.	DPH: Data Pointer High Byte	
	Figure 8.6.	SP: Stack Pointer	
	U	PSW: Program Status Word	
	•	ACC: Accumulator	
	U	B: B Register	
	e	Interrupt Summary	
		IE: Interrupt Enable	
	U	IP: Interrupt Priority	
	-	EIE1: Extended Interrupt Enable 1	
	-	EIP1: Extended Interrupt Priority 1	
		IT01CF: INT0/INT1 Configuration Register	
		PCON: Power Control Register	
9.	<b>RESET SO</b>	e e	
		Reset Sources	.77
	0	Power-On and VDD Monitor Reset Timing	
		User Code Space Address Limits	
	Table 9.2.	Reset Electrical Characteristics	
		RSTSRC: Reset Source Register	
10	FLASH MI	e e	
		FLASH Electrical Characteristics	.84
		Security Byte Decoding	
		FLASH Program Memory Map	
		PSCTL: Program Store R/W Control	
		FLKEY: FLASH Lock and Key Register	
		FLSCL: FLASH Scale Register	
11	OSCILLA		,
		Oscillator Diagram	.89
		OSCICL: Internal Oscillator Calibration Register	
		OSCICN: Internal Oscillator Control Register	
	-	Internal Oscillator Electrical Characteristics	



## C8051F300/1/2/3 C8051F304/5

Figure 11.4. OSCXCN: External Oscillator Control Register92	2
12. PORT INPUT/OUTPUT	
Figure 12.1. Port I/O Functional Block Diagram9	
Figure 12.2. Port I/O Cell Block Diagram9	5
Figure 12.3. Crossbar Priority Decoder with $XBR0 = 0x00$	6
Figure 12.4. Crossbar Priority Decoder with $XBR0 = 0x44$	7
Figure 12.5. XBR0: Port I/O Crossbar Register 099	9
Figure 12.6. XBR1: Port I/O Crossbar Register 199	9
Figure 12.7. XBR2: Port I/O Crossbar Register 210	0
Figure 12.8. P0: Port0 Register10	1
Figure 12.9. POMDIN: Port0 Input Mode Register10	1
Figure 12.10. POMDOUT: Port0 Output Mode Register102	2
Table 12.1. Port I/O DC Electrical Characteristics    102	
13. SMBUS	
Figure 13.1. SMBus Block Diagram102	3
Figure 13.2. Typical SMBus Configuration104	
Figure 13.3. SMBus Transaction	
Table 13.1. SMBus Clock Source Selection	
Figure 13.4. Typical SMBus SCL Generation102	
Table 13.2. Minimum SDA Setup and Hold Times	
Figure 13.5. SMB0CF: SMBus Clock/Configuration Register	
Figure 13.6. SMB0CN: SMBus Control Register	
Table 13.3.    Sources for Hardware Changes to SMB0CN	
Figure 13.7. SMB0DAT: SMBus Data Register114	
Figure 13.8. Typical Master Transmitter Sequence	
Figure 13.9. Typical Master Receiver Sequence	
Figure 13.10. Typical Slave Receiver Sequence	
Figure 13.11. Typical Slave Transmitter Sequence	
Table 13.4.   SMBus Status Decoding	
14. UARTO	
Figure 14.1. UARTO Block Diagram	3
Figure 14.2. UARTO Baud Rate Logic	
Figure 14.3. UART Interconnect Diagram	
Figure 14.4. 8-Bit UART Timing Diagram	
Figure 14.5. 9-Bit UART Timing Diagram	
Figure 14.6. UART Multi-Processor Mode Interconnect Diagram	
Figure 14.7. SCON0: Serial Port 0 Control Register	
Figure 14.8. SBUF0: Serial (UART0) Port Data Buffer Register	
Table 14.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator	
Table 14.2. Timer Settings for Standard Baud Rates Using an External Oscillator	
Table 14.3. Timer Settings for Standard Baud Rates Using an External Oscillator	
Table 14.4. Timer Settings for Standard Baud Rates Using an External Oscillator	
Table 14.5. Timer Settings for Standard Baud Rates Using an External Oscillator	
Table 14.6.       Timer Settings for Standard Baud Rates Using an External Oscillator	
15. TIMERS	-

# C8051F300/1/2/3 C8051F304/5



Eiguna 15.1 TO Mada O Dia als Diagram	12	1
6		
5		
	·	
0		
	er	
•		
-		
6	Diagram14	
-	agram142	
0	egister	
	Register Low Byte144	
-	Register High Byte14	
•		
		4
16. PROGRAMMABLE COUNTER ARRAY		_
	gram140	
	or PCA Capture/Compare Modules14'	
-	agram149	
	Diagram150	
	m152	
0		
	g Timer Enabled154	
	vals†15:	
Figure 16.11. PCA0CN: PCA Control Regis	ster150	6
Figure 16.12. PCA0MD: PCA Mode Regist	er15'	7
	ompare Mode Registers158	
Figure 16.14. PCA0L: PCA Counter/Timer	Low Byte159	9
	High Byte159	
Figure 16.16. PCA0CPLn: PCA Capture Mo	odule Low Byte160	0
Figure 16.17. PCA0CPHn: PCA Capture M	odule High Byte160	0
17. C2 INTERFACE		
Figure 17.1. C2ADD: C2 Address Register		1
	gister16	
Figure 17.3. REVID: C2 Revision ID Regis	ter162	2
	ing Control Register162	
•	ning Data Register162	
Figure 17.6. Typical C2 Pin Sharing		3



## 1. SYSTEM OVERVIEW

C8051F300/1/2/3/4/5 devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are listed below. Refer to Table 1.1 on page 12 for specific product feature selection.

- High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)
- In-system, full-speed, non-intrusive debug interface (on-chip)
- True 8-bit 500 ksps 11-channel ADC with programmable gain pre-amplifier and analog multiplexer
- Precision programmable 25 MHz internal oscillator
- 2/4/8k bytes of on-chip FLASH memory
- 256 bytes of on-chip RAM
- SMBus/I<sup>2</sup>C and Enhanced UART serial interfaces implemented in hardware
- Three general-purpose 16-bit timers
- Programmable Counter/Timer Array (PCA) with three capture/compare modules and Watchdog Timer function
- On-chip Power-On Reset, VDD Monitor, and Temperature Sensor
- On-chip Voltage Comparator
- Byte-wide I/O Port (5V tolerant)

With on-chip Power-On Reset, VDD monitor, Watchdog Timer, and clock oscillator, the C8051F300/1/2/3/4/5 devices are truly stand-alone System-on-a-Chip solutions. The FLASH memory can be reprogrammed even in-circuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User software has complete control of all peripherals, and may individually shut down any or all peripherals for power savings.

The on-chip Cygnal 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip resources), full speed, in-circuit debugging using the production MCU installed in the final application. This debug logic supports inspection and modification of memory and registers, setting breakpoints, single stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging using C2. The two C2 interface pins can be shared with user functions, allowing in-system debugging without occupying package pins.

Each device is specified for 2.7 V-to-3.6 V operation over the industrial temperature range (-45°C to +85°C). The Port I/O and /RST pins are tolerant of input signals up to 5 V. The C8051F300/1/2/3/4/5 are available in the 11-pin MLP package shown in Figure 4.2.


C8051F300/1/2/3 C8051F304/5



Table 1.1. Product	Selection Guide
--------------------	-----------------


	MIPS (Peak)	FLASH Memory	RAM	Calibrated Internal Oscillator	SMBus/I <sup>2</sup> C	UART	Timers (16-bit)	Programmable Counter Array	Digital Port I/Os	8-bit 500ksps ADC	Temperature Sensor	Analog Comparators	Package
C8051F300	25	8k	256	~	$\checkmark$	$\checkmark$	3	$\checkmark$	8	$\checkmark$	$\checkmark$	1	MLP-11
C8051F301	25	8k	256	~	$\checkmark$	$\checkmark$	3	$\checkmark$	8	-	-	1	MLP-11
C8051F302	25	8k	256	-	$\checkmark$	$\checkmark$	3	$\checkmark$	8	$\checkmark$	$\checkmark$	1	MLP-11
C8051F303	25	8k	256	-	$\checkmark$	$\checkmark$	3	$\checkmark$	8	-	-	1	MLP-11
C8051F304	25	4k	256	-	$\checkmark$	~	3	~	8	-	-	1	MLP-11
C8051F305	25	2k	256	-	$\checkmark$	$\checkmark$	3	~	8	-	-	1	MLP-11


Figure 1.1. C8051F300/2 Block Diagram





## C8051F300/1/2/3 C8051F304/5







### **1.1.** CIP-51<sup>TM</sup> Microcontroller Core

#### 1.1.1. Fully 8051 Compatible

The C8051F300/1/2/3/4/5 family utilizes Cygnal's proprietary CIP-51 microcontroller core. The CIP-51 is fully compatible with the MCS-51<sup>™</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The CIP-51 core offers all the peripherals included with a standard 8052, including two standard 16-bit counter/timers, one enhanced 16-bit counter/timer with external oscillator input, a full-duplex UART with extended baud rate configuration, 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space, and a byte-wide I/O Port.


### 1.1.2. Improved Throughput

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute with a maximum system clock of 12-to-24 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with only four instructions taking more than four system clock cycles.

The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

<b>Clocks to Execute</b>	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. Figure 1.3 shows a comparison of peak throughputs for various 8-bit microcontroller cores with their maximum system clocks.



## Figure 1.3. Comparison of Peak MCU Execution Speeds




### 1.1.3. Additional Features

The C8051F300/1/2/3/4/5 SoC family includes several key enhancements to the CIP-51 core and peripherals to improve performance and ease of use in end applications.

The extended interrupt handler provides 12 interrupt sources into the CIP-51 (as opposed to 7 for the standard 8051), allowing numerous analog and digital peripherals to interrupt the controller. An interrupt driven system requires less intervention by the MCU, giving it more effective throughput. The extra interrupt sources are very useful when building multi-tasking, real-time systems.

Eight reset sources are available: power-on reset circuitry (POR), an on-chip VDD monitor (forces reset when power supply voltage drops below 2.7 V), a Watchdog Timer, a Missing Clock Detector, a voltage level detection from Comparator0, a forced software reset, an external reset pin, and an illegal FLASH read/write protection circuit. Each reset source except for the POR, Reset Input Pin, or FLASH protection may be disabled by the user in software. The WDT may be permanently enabled in software after a power-on reset during MCU initialization.

The internal oscillator is available as a factory calibrated 24.5 MHz  $\pm 2\%$  (C8051F300/1 devices); an uncalibrated version is available on C8051F302/3/4/5 devices. On all C8051F300/1/2/3/4/5 devices, the internal oscillator period may be user programmed in ~0.5% increments. An external oscillator drive circuit is also included, allowing an external crystal, ceramic resonator, capacitor, RC, or CMOS clock source to generate the system clock. If desired, the system clock source may be switched on-the-fly to the external oscillator circuit. An external oscillator can be extremely useful in low power applications, allowing the MCU to run from a slow (power saving) external crystal source, while periodically switching to the fast (up to 25 MHz) internal oscillator as needed.



### Figure 1.4. On-Chip Clock and Reset

CYGNAL


### **1.2. On-Chip Memory**

C8051F300/1/2/3

C8051F304/5

The CIP-51 has a standard 8051 program and data address configuration. It includes 256 bytes of data RAM, with the upper 128 bytes dual-mapped. Indirect addressing accesses the upper 128 bytes of general purpose RAM, and direct addressing accesses the 128 byte SFR address space. The lower 128 bytes of RAM are accessible via direct and indirect addressing. The first 32 bytes are addressable as four banks of general purpose registers, and the next 16 bytes can be byte addressable or bit addressable.

The C8051F300/1/2/3 includes 8k bytes of FLASH program memory (the C8051F304 includes 4k bytes; the C8051F305 includes 2k bytes). This memory may be reprogrammed in-system in 512 byte sectors, and requires no special off-chip programming voltage. See Figure 1.5 for the C8051F300/1/2/3 system memory map.



## Figure 1.5. On-chip Memory Map (C8051F300/1/2/3 shown)




## 1.3. On-Chip Debug Circuitry

The C8051F300/1/2/3/4/5 devices include on-chip Cygnal 2-Wire (C2) debug circuitry that provides non-intrusive, full speed, in-circuit debugging of the production part *installed in the end application*.

Cygnal's debugging system supports inspection and modification of memory and registers, breakpoints, and single stepping. No additional target RAM, program memory, timers, or communications channels are required. All the digital and analog peripherals are functional and work correctly while debugging. All the peripherals (except for the ADC and SMBus) are stalled when the MCU is halted, during single stepping, or at a breakpoint in order to keep them synchronized.

The C8051F300DK development kit provides all the hardware and software necessary to develop application code and perform in-circuit debugging with the C8051F300/1/2/3/4/5 MCUs. The kit includes software with a developer's studio and debugger, an integrated 8051 assembler, and an RS-232 to C2 serial adapter. It also has a target application board with the associated MCU installed and large prototyping area, plus the RS-232 and C2 cables, and wall-mount power supply. The Development Kit requires a Windows 95/98/NT/ME/2000 computer with one available RS-232 serial port. As shown in Figure 1.6, the PC is connected via RS-232 to the Serial Adapter. A six-inch ribbon cable connects the Serial Adapter to the user's application board, picking up the two C2 pins and VDD and GND. The Serial Adapter takes its power from the application board; it requires roughly 20 mA at 2.7-3.6V. For applications where there is not sufficient power available from the target board, the provided power supply can be connected directly to the Serial Adapter.

The Cygnal IDE interface is a vastly superior developing and debugging configuration, compared to standard MCU emulators that use on-board "ICE Chips" and require the MCU in the application board to be socketed. Cygnal's debug paradigm increases ease of use and preserves the performance of the precision analog peripherals.



## Figure 1.6. Development/In-System Debug Diagram


C8051F300/1/2/3 C8051F304/5



### 1.4. Programmable Digital I/O and Crossbar

C8051F300/1/2/3/4/5 devices include a byte-wide I/O Port that behaves like a typical 8051 Port with a few enhancements. Each Port pin may be configured as an analog input or a digital I/O pin. Pins selected as digital I/Os may additionally be configured for push-pull or open-drain output. The "weak pull-ups" that are fixed on typical 8051 devices may be globally disabled, providing power savings capabilities.

Perhaps the most unique Port I/O enhancement is the Digital Crossbar. This is essentially a digital switching network that allows mapping of internal digital system resources to Port I/O pins (See Figure 1.7). On-chip counter/timers, serial buses, HW interrupts, comparator output, and other digital signals in the controller can be configured to appear on the Port I/O pins specified in the Crossbar Control registers. This allows the user to select the exact mix of general purpose Port I/O and digital resources needed for the particular application.



### Figure 1.7. Digital Crossbar Diagram

### 1.5. Serial Ports

The C8051F300/1/2/3/4/5 Family includes an SMBus/I<sup>2</sup>C interface and a full-duplex UART with enhanced baud rate configuration. Each of the serial buses is fully implemented in hardware and makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.



### **1.6. Programmable Counter Array**

An on-chip Programmable Counter/Timer Array (PCA) is included in addition to the three 16-bit general purpose counter/timers. The PCA consists of a dedicated 16-bit counter/timer time base with three programmable capture/compare modules. The PCA clock is derived from one of six sources: the system clock divided by 12, the system clock divided by 4, Timer 0 overflows, an External Clock Input (ECI), the system clock, or the external oscillator clock source divided by 8. The external clock source selection is useful for real-time clock functionality, where the PCA is clocked by an external source while the internal oscillator drives the system clock.

Each capture/compare module can be configured to operate in one of six modes: Edge-Triggered Capture, Software Timer, High Speed Output, 8- or 16-bit Pulse Width Modulator, or Frequency Output. Additionally, Capture/Compare Module 2 offers watchdog timer (WDT) capabilities. Following a system reset, Module 2 is configured and enabled in WDT mode. The PCA Capture/Compare Module I/O and External Clock Input may be routed to Port I/O via the Digital Crossbar.




Figure 1.8. PCA Block Diagram

C8051F300/1/2/3 C8051F304/5




### 1.7. 8-Bit Analog to Digital Converter (C8051F300/2 Only)

The C8051F300/2 includes an on-chip 8-bit SAR ADC with a 10-channel differential input multiplexer and programmable gain amplifier. With a maximum throughput of 500 ksps, the ADC offers true 8-bit accuracy with an INL of  $\pm$ 1LSB. The ADC system includes a configurable analog multiplexer that selects both positive and negative ADC inputs. Each Port pin is available as an ADC input; additionally, the on-chip Temperature Sensor output and the power supply voltage (VDD) are available as ADC inputs. User firmware may shut down the ADC to save power.

The integrated programmable gain amplifier (PGA) amplifies the the ADC input by 0.5, 1, 2, or 4 as defined by user software. The gain stage is especially useful when different ADC input channels have widely varied input voltage signals, or when it is necessary to "zoom in" on a signal with a large DC offset.

Conversions can be started in five ways: a software command, an overflow of Timer 0, 1, or 2, or an external convert start signal. This flexibility allows the start of conversion to be triggered by software events, a periodic signal (timer overflows), or external HW signals. Conversion completions are indicated by a status bit and an interrupt (if enabled). The resulting 8-bit data word is latched into an SFR upon completion of a conversion.

Window compare registers for the ADC data can be configured to interrupt the controller when ADC data is either within or outside of a specified range. The ADC can monitor a key voltage continuously in background mode, but not interrupt the controller unless the converted data is within/outside the specified range.




### Figure 1.9. 8-Bit ADC Block Diagram



### 1.8. Comparator

C8051F300/1/2/3/4/5 devices include an on-chip voltage comparator that is enabled/disabled and configured via user software. All Port I/O pins may be configurated as comparator inputs. Two comparator outputs may be routed to a Port pin if desired: a latched output and/or an unlatched (asynchronous) output. Comparator response time is programmable, allowing the user to select between high-speed and low-power modes. Positive and negative hysteresis is also configurable.

Comparator interrupts may be generated on rising, falling, or both edges. When in IDLE mode, these interrupts may be used as a "wake-up" source. The comparator may also be configured as a reset source.



#### Figure 1.10. Comparator Block Diagram

CYGNAL

## 2. ABSOLUTE MAXIMUM RATINGS

C8051F300/1/2/3

C8051F304/5

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Ambient temperature under bias		-55		125	°C
Storage Temperature		-65		150	°C
Voltage on any Port I/O Pin or /RST with respect to GND		-0.3		5.8	V
Voltage on VDD with respect to GND		-0.3		4.2	V
Maximum Total current through VDD and GND				500	mA
Maximum output current sunk by /RST or any Port pin				100	mA

## Table 2.1. Absolute Maximum Ratings\*

\*Note: stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.



## **3. GLOBAL DC ELECTRICAL CHARACTERISTICS**

## Table 3.1. Global DC Electrical Characteristics

-40°C to +85°C, 25 MHz System Clock unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Digital Supply Voltage		2.7	3.0	3.6	V
Digital Supply Current with CPU active	VDD=2.7V, Clock=25MHz VDD=2.7V, Clock=1MHz VDD=2.7V, Clock=32kHz		5.8 0.34 12		mA mA μA
Digital Supply Current with CPU inactive (not accessing FLASH)	VDD=2.7V, Clock=25MHz VDD=2.7V, Clock=1MHz VDD=2.7V, Clock=32kHz		2.1 83 2.8		mA μA μA
Digital Supply Current (shut- down)	Oscillator not running		< 0.1		μΑ
Digital Supply RAM Data Retention Voltage			1.5		V
Specified Operating Tempera- ture Range		-40		+85	°C
SYSCLK (system clock fre- quency)		$0^{\dagger}$		25	MHz
Tsysl (SYSCLK low time)		18			ns
Tsysh (SYSCLK high time)		18			ns

<sup>†</sup>SYSCLK must be at least 32 kHz to enable debugging.




#### 4. **PINOUT AND PACKAGE DEFINITIONS**

## Table 4.1. Pin Definitions for the C8051F300/1/2/3/4/5

Pin Number	Name	Туре	Description
1	VREF /	A In	External Voltage Reference Input.
	P0.0	D I/O or A In	Port 0.0. See Section 12 for complete description.
2	P0.1	D I/O or A In	Port 0.1. See Section 12 for complete description.
3	VDD		Power Supply Voltage.
4	XTAL1 /	A In	Crystal Input. This pin is the external oscillator circuit return for a crystal or ceramic resonator. See Section 11.2.
	P0.2	D I/O or A In	Port 0.2. See Section 12 for complete description.
5	XTAL2 /	A Out	Crystal Input/Output. For an external crystal or resonator, this pin is the excitation driver. This pin is the external clock input for CMOS, capacitor, or RC network configurations. See Section 11.2.
	P0.3	D I/O	Port 0.3. See Section 12 for complete description.
6	P0.4	D I/O or A In	Port 0.4. See Section 12 for complete description.
7	P0.5	D I/O or A In	Port 0.5. See Section 12 for complete description.
8	C2CK /	D I/O	Clock signal for the C2 Development Interface.
	/RST	D I/O	Device Reset. Open-drain output of internal POR or VDD moni- tor. An external source can initiate a system reset by driving this pin low for at least $10 \ \mu$ s.
9	P0.6 /	D I/O or A In	Port 0.6. See Section 12 for complete description.
	CNVSTR	D I/O	ADC External Convert Start Input Strobe.
10	C2D /	D I/O	Data signal for the C2 Development Interface.
	P0.7	D I/O or A In	Port 0.7. See Section 12 for complete description.
11	GND		Ground.




Figure 4.1. MLP-11 Pinout Diagram (Top View)



C8051F300/1/2/3 C8051F304/5





Figure 4.2. MLP-11 Package Drawing



# Table 4.2. MLP-11 Package Diminsions


		MM	
	MIN	TYP	MAX
Α	0.80	0.90	1.00
A1	0	0.02	0.05
A2	0	0.65	1.00
A3		0.25	
b	0.18	0.23	0.30
D		3.00	
D2		2.20	2.25
D3		2.00	
D4		0.386	
E		3.00	
E2		1.36	
E3		1.135	
е		0.5	
k		0.27	
L	0.45	0.55	0.65
LB		0.36	
LT		0.37	
R	0.09		











C8051F300/1/2/3 C8051F304/5

CYGNAL




Figure 4.4. Typical MLP-11 Landing Diagram

•





Notes


C8051F300/1/2/3 C8051F304/5






## 5. ADC0 (8-BIT ADC, C8051F300/2)

The ADC0 subsystem for the C8051F300/2 consists of two analog multiplexers (referred to collectively as AMUX0) with 11 total input selections, a differential programmable gain amplifier (PGA), and a 500 ksps, 8-bit successiveapproximation-register ADC with integrated track-and-hold and programmable window detector (see block diagram in Figure 5.1). The AMUX0, PGA, data conversion modes, and window detector are all configurable under software control via the Special Function Registers shown in Figure 5.1. ADC0 operates in both Single-ended and Differential modes, and may be configured to measure any Port pin, the Temperature Sensor output, or VDD with respect to any Port pin or GND. The ADC0 subsystem is enabled only when the AD0EN bit in the ADC0 Control register (ADC0CN) is set to logic 1. The ADC0 subsystem is in low power shutdown when this bit is logic 0.





C8051F300/2



## 5.1. Analog Multiplexer and PGA

The analog multiplexers (AMUX0) select the positive and negative inputs to the PGA, allowing any Port pin to be measured relative to any other Port pin or GND. Additionally, the on-chip temperature sensor or the positive power supply (VDD) may be selected as the positive PGA input. When GND is selected as the negative input, ADC0 operates in Single-ended Mode; all other times, ADC0 operates in Differential Mode. The ADC0 input channels are selected in the AMX0SL register as described in Figure 5.6.

The conversion code format differs in Single-ended versus Differential modes, as shown below. When in Singleended Mode (negative input is selected GND), conversion codes are represented as 8-bit unsigned integers. Inputs are measured from '0' to VREF \* 255/256. Example codes are shown below.

Input Voltage	ADC0 Output (Conversion Code)
VREF * 255/256	0xFF
VREF * 128/256	0x80
VREF * 64/256	0x40
0	0x00

When in Differential Mode (negative input is not selected as GND), conversion codes are represented as 8-bit signed 2's complement numbers. Inputs are measured from -VREF to VREF \* 127/128. Example codes are shown below.

Input Voltage	ADC0 Output (Conversion Code)
VREF * 127/128	0x7F
VREF * 64/128	0x40
0	0x00
-VREF * 64/128	0xC0
- VREF	0x80

**Important Note About ADC0 Input Configuration:** Port pins selected as ADC0 inputs should be configured as analog inputs and should be skipped by the Digital Crossbar. To configure a Port pin for analog input, set to '0' the corresponding bit in register P0MDIN. To force the Crossbar to skip a Port pin, set to '1' the corresponding bit in register XBR0. See Section "12. Port Input/Output" on page 95 for more Port I/O configuration details.

The PGA amplifies the AMUX0 output signal as defined by the AMP0GN1-0 bits in the ADC0 Configuration register (Figure 5.7). The PGA is software-programmable for gains of 0.5, 1, 2, or 4. The gain defaults to 0.5 on reset.


C8051F300/2



### 5.2. Temperature Sensor

The typical temperature sensor transfer function is shown in Figure 5.2. The output voltage ( $V_{TEMP}$ ) is the positive PGA input when the temperature sensor is selected by bits AMX0P2-0 in register AMX0SL; this voltage will be amplified by the PGA according to the user-programmed PGA settings.

### Figure 5.2. Typical Temperature Sensor Transfer Function



The uncalibrated temperature sensor output is extremely linear and suitable for relative temperature measurements (see Table 5.1 for linearity specifications). For absolute temperature measurements, gain and/or offset calibration is recommended. Typically a 1-point calibration includes the following steps:

- Step 1. Control/measure the ambient temperature (this temperature must be known).
- Step 2. Power the device, and delay for a few seconds to allow for self-heating.
- Step 3. Perform an ADC conversion with the temperature sensor selected as the positive input and GND selected as the negative input.
- Step 4. Calculate the offset and/or gain characteristics, and store these values in non-volatile memory for use with subsequent temperature sensor measurements.

Figure 5.3 shows the typical temperature sensor error assuming a 1-point calibration at 25 °C. Note that parameters which affect ADC measurement, in particular the voltage reference value, will also affect temperature measurement.





5.00 5.00 4.00 4.00 3.00 3.00 2.00 2.00 Error (degrees C) 1.00 1.00 0.00 -40.00 0.00 40.00 -20.00 0.00 60.00 80.00 20.00 -1.00 -1.00 -2.00 -2.00 -3.00 -3.00 -4.00 -4.00 -5.00 -5.00 **Temperature (degrees C)** 

Figure 5.3. Temperature Sensor Error with 1-Point Calibration (VREF = 2.40 V)



### 5.3. Modes of Operation

ADC0 has a maximum conversion speed of 500 ksps. The ADC0 conversion clock is a divided version of the system clock, determined by the AD0SC bits in the ADC0CF register (system clock divided by (AD0SC + 1) for  $0 \le AD0SC \le 31$ ).

### 5.3.1. Starting a Conversion

A conversion can be initiated in one of five ways, depending on the programmed states of the ADC0 Start of Conversion Mode bits (AD0CM2-0) in register ADC0CN. Conversions may be initiated by one of the following:

- 1. Writing a '1' to the AD0BUSY bit of register ADC0CN
- 2. A Timer 0 overflow (i.e. timed continuous conversions)
- 3. A Timer 2 overflow
- 4. A Timer 1 overflow
- 5. A rising edge on the CNVSTR input signal (pin P0.6)

Writing a '1' to AD0BUSY provides software control of ADC0 whereby conversions are performed "on-demand". During conversion, the AD0BUSY bit is set to logic 1 and reset to logic 0 when the conversion is complete. The falling edge of AD0BUSY triggers an interrupt (when enabled) and sets the ADC0 interrupt flag (AD0INT). Note: When polling for ADC conversion completions, the ADC0 interrupt flag (AD0INT) should be used. Converted data is available in the ADC0 data register, ADC0, when bit AD0INT is logic 1. Note that when Timer 2 overflows are used as the conversion source, Timer 2 Low Byte overflows are used if Timer 2 is in 8-bit mode; Timer 2 High byte overflows are used if Timer 2 is in 16-bit mode. See Section "15. Timers" on page 133 for timer configuration.

**Important Note About Using CNVSTR:** The CNVSTR input pin also functions as Port pin P0.6. When the CNVSTR input is used as the ADC0 conversion source, Port pin P0.6 should be skipped by the Digital Crossbar. To configure the Crossbar to skip P0.6, set to '1' Bit6 in register XBR0. See Section "12. Port Input/Output" on page 95 for details on Port I/O configuration.

## C8051F300/2



### 5.3.2. Tracking Modes

The AD0TM bit in register ADC0CN controls the ADC0 track-and-hold mode. In its default state, the ADC0 input is continuously tracked except when a conversion is in progress. When the AD0TM bit is logic 1, ADC0 operates in low-power track-and-hold mode. In this mode, each conversion is preceded by a tracking period of 3 SAR clocks (after the start-of-conversion signal). When the CNVSTR signal is used to initiate conversions in low-power tracking mode, ADC0 tracks only when CNVSTR is low; conversion begins on the rising edge of CNVSTR (see Figure 5.4). Tracking can also be disabled (shutdown) when the device is in low power standby or sleep modes. Low-power track-and-hold mode is also useful when AMUX or PGA settings are frequently changed, due to the settling time requirements described in Section "5.3.3. Settling Time Requirements" on page 37.

#### A. ADC Timing for External Trigger Source CNVSTR (AD0CM[2:0]=1xx) 1 2 3 4 5 6 7 8 9 SAR Clocks Low Power AD0TM=1 Track Convert Low Power Mode or Convert AD0TM=0 Track or Convert Convert Track B. ADC Timing for Internal Trigger Source Write '1' to AD0BUSY. Timer 0, Timer 2, Timer 1 Overflow (AD0CM[2:0]=000, 001, 010, 011) 5 6 7 9 10 11 12 2 3 4 8 1 SAR Clocks Low Power Track Convert Low Power Mode AD0TM=1 or Convert

### Figure 5.4. 8-Bit ADC Track and Conversion Example Timing

 SAR Clocks
 Image: Convert of Co



#### 5.3.3. Settling Time Requirements

When the ADC0 input configuration is changed (i.e., a different AMUX0 or PGA selection is made), a minimum tracking time is required before an accurate conversion can be performed. This tracking time is determined by the AMUX0 resistance, the ADC0 sampling capacitance, any external source resistance, and the accuracy required for the conversion. Note that in low-power tracking mode, three SAR clocks are used for tracking at the start of every conversion. For most applications, these three SAR clocks will meet the minimum tracking time requirements.

Figure 5.5 shows the equivalent ADC0 input circuits for both Differential and Single-ended modes. Notice that the equivalent time constant for both input circuits is the same. The required ADC0 settling time for a given settling accuracy (SA) may be approximated by Equation 5.1. When measuring the Temperature Sensor output or VDD with respect to GND,  $R_{TOTAL}$  reduces to  $R_{MUX}$ . See Table 5.1 for ADC0 minimum settling time (track/hold time) requirements.

#### **Equation 5.1. ADC0 Settling Time Requirements**


$$t = \ln\left(\frac{2^n}{SA}\right) \times R_{TOTAL} C_{SAMPLE}$$


Where:

*SA* is the settling accuracy, given as a fraction of an LSB (for example, 0.25 to settle within 1/4 LSB) *t* is the required settling time in seconds  $R_{TOTAL}$  is the sum of the AMUX0 resistance and any external source resistance.

n is the ADC resolution in bits (8).

## Figure 5.5. ADC0 Equivalent Input Circuits





C8051F300/2



## Figure 5.6. AMX0SL: AMUX0 Channel Select Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AMX0N3	AMX0N2	AMX0N1	AMX0N0	AMX0P3	AMX0P2	AMX0P1	AMX0P0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xBB
	AMX0N3-0:							
	Note that whe						ngle-ended n	node. For all
	other Negativ 0000-1000b:							
	0000-10000.	ADC0 Nega	uve mput sei	lected per til		/ <b>.</b>		
	AMX0N	3-0	ADC	0 Negative	Input			
	0000	)		P0.0				
	0001			P0.1				
	0010	)		P0.2				
	0011			P0.3				
	0100			P0.4				
	0101			P0.5				
	0110			P0.6				
	0111			P0.7				
	1xxx		GND (ADC	C in Single-E	nded Mode)			
Bits3-0:	AMX0P3-0: A	MITXO Pos	vitive Input S	election				
	0000-1001b:				chart below			
	1010-1111b: I		-	betted per the	enart berow.			
	AMX0F	23-0	ADC	CO Positive I	nput			
	0000	)		P0.0				
	0001			P0.1				
	0010			P0.2				
	0011			P0.3				
	0100			P0.4				
	0101			P0.5				
	0110			P0.6				
	0111			P0.7				
	1000		Ter	nperature Se	nsor			



## Figure 5.7. ADC0CF: ADC0 Configuration Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0SC4	AD0SC3	AD0SC2	AD0SC1	AD0SC0	-	AMP0GN1	AMP0GN0	11111000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBC
S	SAR Convers	ion clock is o lue held in b	derived from its AD0SC4	Clock Period I a system clock -0. SAR Conv	k by the foll	<b>U</b> 1	,	
Bits1-0: A 0 1	JNUSED. Re AMP0GN1-0 00: Gain = 0.5 01: Gain = 1 0: Gain = 2 1: Gain = 4	: ADC0 Inter		are. er Gain (PGA	Δ).			

## Figure 5.8. ADC0: ADC0 Data Word Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xBE
Bits7-0:	ADC0 Data W ADC0 holds t ADC0 holds a signed 8-bit in	he output da in 8-bit unsi	•				0	· · · ·

C8051F300/2



## Figure 5.9. ADC0CN: ADC0 Control Register (C8051F300/2)

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
AD0EN	AD0TM	AD0INT	AD0BUSY	AD0WINT	AD0CM2	AD0CM1	AD0CM0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(	(bit addressable)	0xE8
Bit7:	AD0EN: AD0							
	0: ADC0 Disa		1					
-	1: ADC0 Ena			l ready for da	ta conversio	ns.		
Bit6:	AD0TM: AD					1		
	0: Normal Tra	ack Mode: V	hen ADC0	is enabled, tra	acking is cor	ntinuous unle	ess a convers	10n 1s 1n
	progress.	n Troals Mad	a. Traaling 1	Defined by A	DOCM2 0 h	ita (ana hala	)	
Bit5:	1: Low-power AD0INT: AD		-	•		ons (see belo	w).	
DIIJ.	0: ADC0 has					e A DOINT v	was cleared	
	1: ADC0 has	-					vas cicarcu.	
Bit4:	AD0BUSY: A	-		51011.				
Ditti	Read: Unused	•	510.					
	Write:							
	0: No Effect.							
	1: Initiates Al	DC0 Conver	sion if AD00	CM2-0 = 000	b			
Bit3:	AD0WINT: A							
	0: ADC0 Win					ice this flag	was last clear	red.
	1: ADC0 Win							
Bits2-0:	AD0CM2-0: .		of Conversio	on Mode Sele	ct.			
	When AD0TM							
	000: ADC0 c					USY.		
	001: ADC0 c							
	010: ADC0 co							
	1xx: ADC0 co					/STP		
	When ADOT			ing edge of e		51K.		
	000: Tracking		write of '1'	to AD0BUSY	and lasts 3	SAR clocks	followed by	conversion
	001: Tracking							
	010: Tracking							
	011: Tracking							
	1xx: ADC0 tr						•	
	edge.	÷					-	




#### 5.4. Programmable Window Detector

The ADC Programmable Window Detector continuously compares the ADC0 output to user-programmed limits, and notifies the system when a desired condition is detected. This is especially effective in an interrupt-driven system, saving code space and CPU bandwidth while delivering faster system response times. The window detector interrupt flag (AD0WINT in register ADC0CN) can also be used in polled mode. The ADC0 Greater-Than (ADC0GT) and Less-Than (ADC0LT) registers hold the comparison values. Example comparisons for Single-ended and Differential modes are shown in Figure 5.10 and Figure 5.11, respectively. Notice that the window detector flag can be programmed to indicate when measured data is inside or outside of the user-programmed limits depending on the contents of the ADC0LT and ADC0GT registers.

#### 5.4.1. Window Detector In Single-Ended Mode

Figure 5.10 shows two example window comparisons for Single-ended mode, with ADC0LT = 0x20 and ADC0GT = 0x10. Notice that in Single-ended mode, the codes vary from 0 to VREF\*(255/256) and are represented as 8-bit unsigned integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0) is within the range defined by ADC0GT and ADC0LT (if 0x10 < ADC0 < 0x20). In the right example, an AD0WINT interrupt will be generated if ADC0 and ADC0LT (if ADC0 < 0x20). In the right example, (if ADC0 < 0x20) and ADC0LT (if ADC0 < 0x10 or ADC0 > 0x20).




## Figure 5.10. ADC Window Compare Examples, Single-Ended Mode

C8051F300/2



#### 5.4.2. Window Detector In Differential Mode


Figure 5.11 shows two example window comparisons for differential mode, with ADC0LT = 0x10 (+16d) and ADC0GT = 0xFF (-1d). Notice that in Differential mode, the codes vary from -VREF to VREF\*(127/128) and are represented as 8-bit 2's complement signed integers. In the left example, an AD0WINT interrupt will be generated if the ADC0 conversion word (ADC0L) is within the range defined by ADC0GT and ADC0LT (if 0xFF (-1d) < ADC0 < 0x10 (16d)). In the right example, an AD0WINT interrupt will be generated if ADC0 is outside of the range defined by ADC0GT and ADC0LT (if ADC0 < 0xFF (-1d) or ADC0 > 0x10 (+16d)).








## Figure 5.12. ADC0GT: ADC0 Greater-Than Data Byte Register (C8051F300/2)



## Figure 5.13. ADC0LT: ADC0 Less-Than Data Byte Register (C8051F300/2)



C8051F300/2



#### Table 5.1. ADC0 Electrical Characteristics

VDD = 3.0 V, VREF = 2.40 V (REFSL=0), PGA Gain = 1, -40°C to +85°C unless otherwise specified

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
DC ACCURACY					
Resolution			8		bits
Integral Nonlinearity			±0.5	±1	LSB
Differential Nonlinearity	Guaranteed Monotonic		±0.5	±1	LSB
Offset Error	Note 1		0.5±0.6		LSB
Full Scale Error	Differential mode; See Note 1		-1±0.5		LSB
Offset Temperature Coefficient			TBD		ppm/°C
DYNAMIC PERFORMANCE (10	) kHz sine-wave Differential input	t, 1 dB bel	ow Full S	cale, 500	ksps)
Signal-to-Noise Plus Distortion		45	48		dB
Total Harmonic Distortion	Up to the 5 <sup>th</sup> harmonic		-56		dB
Spurious-Free Dynamic Range			58		dB
CONVERSION RATE		1			
SAR Conversion Clock				6	MHz
Conversion Time in SAR Clocks		8			clocks
Track/Hold Acquisition Time		300			ns
Throughput Rate				500	ksps
ANALOG INPUTS	•	1	•		
Input Voltage Range		0		VREF	V
Input Capacitance			5		pF
TEMPERATURE SENSOR					
Linearity	Notes 1, 2, 3		±0.5		°C
Gain	Notes 1, 2, 3		3350 ±110		$\mu V / ^{\circ}C$
Offset	Notes 1, 2, 3 (Temp = 0 °C)		897±31		mV
POWER SPECIFICATIONS	1	<b>I</b>	1	II	
Power Supply Current (VDD sup- plied to ADC0)	Operating Mode, 500 ksps		400	900	μΑ
Power Supply Rejection			±0.3		mV/V

Note 1: Represents one standard deviation from the mean.

Note 2: Measured with PGA Gain = 2.

Note 3: Includes ADC offset, gain, and linearity variations.




## 6. VOLTAGE REFERENCE (C8051F300/2)

The voltage reference MUX on C8051F300/2 devices is configurable to use an externally connected voltage reference or the power supply voltage, VDD (see Figure 6.1). The REFSL bit in the Reference Control register (REF0CN) selects the reference source. For an external source, REFSL should be set to '0'; For VDD as the reference source, REFSL should be set to '1'.

The BIASE bit enables the internal voltage bias generator, which is used by the ADC, Temperature Sensor, and Internal Oscillator. This bit is forced to logic 1 when any of the aforementioned peripherals is enabled. The bias generator may be enabled manually by writing a '1' to the BIASE bit in register REF0CN; see Figure 6.2 for REF0CN register details. The electrical specifications for the voltage reference circuit are given in Table 6.1.

**Important Note About the VREF Input:** Port pin P0.0 is used as the external VREF input. When using an external voltage reference, P0.0 should be configured as analog input and skipped by the Digital Crossbar. To configure P0.0 as analog input, set to '1' Bit0 in register P0MDIN. To configure the Crossbar to skip P0.0, set to '1' Bit0 in register XBR0. Refer to Section "12. Port Input/Output" on page 95 for complete Port I/O configuration details. The external reference voltage must be within the range  $0 \le \text{VREF} \le \text{VDD}$ .

On C8051F300/2 devices, the temperature sensor connects to the highest order input of the ADC0 positive input multiplexer (see Section "5.1. Analog Multiplexer and PGA" on page 32 for details). The TEMPE bit in register REF0CN enables/disables the temperature sensor. While disabled, the temperature sensor defaults to a high impedance state and any ADC0 measurements performed on the sensor result in meaningless data.





C8051F300/2



## Figure 6.2. REF0CN: Reference Control Register

		R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	REFSL	TEMPE	BIASE	-	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xD1
Bits7-3:	UNUSED. Re	ad = 00000b	; Write = do	on't care.				
Bit3:	REFSL: Volta	ge Reference	e Select.					
	This bit select	s the source	for the inter	nal voltage re	eference.			
	0: VREF inpu	t pin used as	voltage refe	erence.				
	1: VDD used a	as voltage re	ference.					
Bit2:	TEMPE: Tem	perature Sen	sor Enable E	Bit.				
	0: Internal Ter	nperature Se	nsor off.					
	1: Internal Ter	1						
Bit1:	BIASE: Intern	*		or Enable Bit	. (Must be '1	' if using AD	DC).	
	0: Internal Bia	e				6	- ) -	
	1: Internal Bia	s Generator	on.					
Bit0:	UNUSED. Re			are.				

## Table 6.1. External Voltage Reference Circuit Electrical Characteristics

 $VDD = 3.0 \text{ V}; -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}$ 

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Input Voltage Range		0		VDD	V
Input Current	Sample Rate = $500 \text{ ksps}$ ; VREF = $3.0 \text{ V}$		12		μA



## 7. COMPARATOR0

C8051F300/1/2/3/4/5 devices include an on-chip programmable voltage comparator, which is shown in Figure 7.1. Comparator0 offers programmable response time and hysteresis, an analog input multiplexer, and two outputs that are optionally available at the Port pins: a synchronous "latched" output (CP0), or an asynchronous "raw" output (CP0A). The asynchronous CP0A signal is available even when the system clock is not active. This allows Comparator0 to operate and generate an output with the device in STOP mode. When assigned to a Port pin, the Comparator0 output may be configured as open drain or push-pull (see Section "12.2. Port I/O Initialization" on page 98). Comparator0 may also be used as a reset source (see Section "9.5. Comparator0 Reset" on page 79).

The inputs for Comparator0 are selected in the CPT0MX register (Figure 7.4). The CMX0P1-CMX0P0 bits select the Comparator0 positive input; the CMX0N1-CMX0N0 bits select the Comparator0 negative input.

**Important Note About Comparator Inputs:** The Port pins selected as comparator inputs should be configured as analog inputs in their associated Port configuration register, and configured to be skipped by the Crossbar (for details on Port configuration, see Section "12.3. General Purpose Port I/O" on page 101).




Figure 7.1. Comparator0 Functional Block Diagram


C8051F300/1/2/3 C8051F304/5

PRELIMINARY



The output of Comparator0 can be polled in software, used as an interrupt source, and/or routed to a Port pin. When routed to a Port pin, the Comparator0 output is available asynchronous or synchronous to the system clock; the asynchronous output is available even in STOP mode (with no system clock active). When disabled, the Comparator0 output (if assigned to a Port I/O pin via the Crossbar) defaults to the logic low state, and its supply current falls to less than 100 nA. See Section "12.1. Priority Crossbar Decoder" on page 96 for details on configuring the Comparator0 output via the digital Crossbar. Comparator0 inputs can be externally driven from -0.25 V to (VDD) + 0.25 V without damage or upset. The complete electrical specifications for Comparator0 are given in Table 7.1.

The Comparator0 response time may be configured in software via the CP0MD1-0 bits in register CPT0MD (see Figure 7.5). Selecting a longer response time reduces the amount of power consumed by Comparator0. See Table 7.1 for complete timing and power consumption specifications.



## Figure 7.2. Comparator Hysteresis Plot

The hysteresis of Comparator0 is software-programmable via its Comparator0 Control register (CPT0CN). The user can program both the amount of hysteresis voltage (referred to the input voltage) and the positive and negative-going symmetry of this hysteresis around the threshold voltage.

The Comparator0 hysteresis is programmed using Bits3-0 in the Comparator0 Control Register CPT0CN (shown in Figure 7.3). The amount of negative hysteresis voltage is determined by the settings of the CP0HYN bits. As shown in Figure 7.2, settings of 20, 10 or 5 mV of negative hysteresis can be programmed, or negative hysteresis can be disabled. In a similar way, the amount of positive hysteresis is determined by the setting the CP0HYP bits.



Comparator0 interrupts can be generated on both rising-edge and falling-edge output transitions. (For Interrupt enable and priority control, see Section "8.3. Interrupt Handler" on page 67). The CP0FIF flag is set to logic 1 upon a Comparator0 falling-edge interrupt, and the CP0RIF flag is set to logic 1 upon the Comparator0 rising-edge interrupt. Once set, these bits remain set until cleared by software. The output state of Comparator0 can be obtained at any time by reading the CP0OUT bit. Comparator0 is enabled by setting the CP0EN bit to logic 1, and is disabled by clearing this bit to logic 0.

Figure 7.3. CPT0CN:	<b>Comparator0</b>	<b>Control Register</b>
---------------------	--------------------	-------------------------

R/W	R	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CP0EN	CP0OUT	CP0RIF	<b>CP0FIF</b>	CP0HYP1	CP0HYP0	CP0HYN1	CP0HYN0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xF8
Bit7:	CP0EN: Com	parator0 Ena	ıble Bit.					
	0: Comparato	r0 Disabled.						
	1: Comparato							
Bit6:	CP0OUT: Co			Flag.				
	0: Voltage on							
	1: Voltage on							
Bit5:	CP0RIF: Con							
	0: No Compar					is flag was la	ast cleared.	
	1: Comparato							
Bit4:	CP0FIF: Com					. ~ .		
	0: No Compar					nis flag was l	last cleared.	
DUAD	1: Comparato	U	0 1					
Bits3-2:	CP0HYP1-0:	-		ysteresis Coi	itrol Bits.			
	00: Positive H							
	01: Positive H	•						
	10: Positive H 11: Positive H	•						
Bits1-0:	CP0HYN1-0:	-		Uratorogia C	ntrol Dita			
Bits1-0.	00: Negative	-	-	nysteresis C	JILIOI BILS.			
	01: Negative	•						
	10: Negative							
	11: Negative 1	•						
	11. 1 (oguil / 0 )	1,50010515	20 111 7.					

C8051F300/1/2/3

C8051F304/5

CYGNAL

## Figure 7.4. CPT0MX: Comparator0 MUX Selection Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Valu
-	-	CMX0N1	1	-	_	CMX0P1	CMX0P0	0000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Addre
								0x9F
Bits7-6:	UNUSED.	Read = $00b$ , V	Write = don't	care.				
Bits6-4:			mparator0 Ne					
	These bits s	elect which I	Port pin is used	d as the Com	parator0 neg	ative input.		
	CMX0N1	CMX0N0	Negative In	put				
	0	0	P0.1					
	0	1	P0.3					
	1	0	P0.5					
	1	1	P0.7					
Bits3-2: Bits1-0:			Write = don't on the second se		IUX Select.			
	These bits s	elect which I	Port pin is used	d as the Com	parator0 pos	itive input.		
	CMX0P1	CMX0P0	Positive In	put				
	0	0	P0.0					
	0	1	P0.2					
	1	0	P0.4					
	1							



## Figure 7.5. CPT0MD: Comparator0 Mode Selection Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	CP0MD1	CP0MD0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x9D
Bits7-2: Bits1-0:	UNUSED. R CP0MD1-CI	P0MD0: Con	nparator0 Mc	ode Select.				
	These bits se	1						
	These bits se Mode	elect the respo	onse time for CP0MD0	Comparator		YP)		
		1		CP0 Respon		YP)		
	Mode	CP0MD1	CP0MD0	<b>CP0 Respo</b>	nse Time (T	YP)		
	Mode	<b>CP0MD1</b> 0	CP0MD0	<b>CP0 Respo</b>	<b>nse Time (T</b> 00 ns	YP)		
	<b>Mode</b> 0 1	<b>CP0MD1</b> 0	<b>CP0MD0</b> 0 1	CP0 Respond	<b>nse Time (T</b> 00 ns 75 ns	YP)		
	Mode           0           1           2	<b>CP0MD1</b> 0	<b>CP0MD0</b> 0 1	CP0 Respond	<b>nse Time (T</b> 00 ns 75 ns 20 ns	YP)		

C8051F304/5



#### Table 7.1. Comparator0 Electrical Characteristics

 $VDD = 3.0 \text{ V}, -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified.}$ 

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Response Time:	CP0+ - CP0- = 100 mV		100		ns
Mode 0, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		250		ns
Response Time:	CP0+ - CP0- = 100 mV		175		ns
Mode 1, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		500		ns
Response Time:	CP0+ - CP0- = 100 mV		320		ns
Mode 2, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		1100		ns
Response Time:	CP0+ - CP0- = 100 mV		1050		ns
Mode 3, $Vcm^{\dagger} = 1.5 V$	CP0+ - CP0- = -100 mV		5200		ns
Common-Mode Rejection Ratio			1.5	4	mV/V
Positive Hysteresis 1	CP0HYP1-0 = 00		0	1	mV
Positive Hysteresis 2	CP0HYP1-0 = 01	3	5	7	mV
Positive Hysteresis 3	CP0HYP1-0 = 10	7	10	15	mV
Positive Hysteresis 4	CP0HYP1-0 = 11	15	20	25	mV
Negative Hysteresis 1	CP0HYN1-0 = 00		0	1	mV
Negative Hysteresis 2	CP0HYN1-0 = 01	3	5	7	mV
Negative Hysteresis 3	CP0HYN1-0 = 10	7	10	15	mV
Negative Hysteresis 4	CP0HYN1-0 = 11	15	20	25	mV
Inverting or Non-Inverting Input Voltage Range		-0.25		VDD+ 0.25	V
Input Capacitance			7		pF
Input Bias Current		-5	0.001	+5	nA
Input Offset Voltage		-5		+5	mV
POWER SUPPLY				1	
Power Supply Rejection			0.1	1	mV/V
Power-up Time			10		μs
	Mode 0		7.6		μΑ
Supply Current at DC	Mode 1		3.2		μΑ
Supply Current at DC	Mode 2		1.3		μΑ
	Mode 3		0.4		μA

<sup>†</sup>Vcm is the common-mode voltage on CP0+ and CP0-.



## 8. CIP-51 MICROCONTROLLER


The MCU system controller core is the CIP-51 microcontroller. The CIP-51 is fully compatible with the MCS-51<sup>TM</sup> instruction set; standard 803x/805x assemblers and compilers can be used to develop software. The MCU family has a superset of all the peripherals included with a standard 8051. Included are three 16-bit counter/timers (see description in Section 15), an enhanced full-duplex UART (see description in Section 14), 256 bytes of internal RAM, 128 byte Special Function Register (SFR) address space (Section 8.2.6), and one byte-wide I/O Port (see description in Section 12). The CIP-51 also includes on-chip debug hardware (see description in Section 17), and interfaces directly with the analog and digital subsystems providing a complete data acquisition or control-system solution in a single integrated circuit.

The CIP-51 Microcontroller core implements the standard 8051 organization and peripherals as well as additional custom peripherals and functions to extend its capability (see Figure 8.1 for a block diagram). The CIP-51 includes the following features:

- Fully Compatible with MCS-51 Instruction Set
- 25 MIPS Peak Throughput with 25 MHz Clock
- 0 to 25 MHz Clock Frequency
- 256 Bytes of Internal RAM
- Byte-Wide I/O Port

- Extended Interrupt Handler
- Reset Input
- Power Management Modes
- On-chip Debug Logic
- Program and Data Memory Security

Figure 8.1. CIP-51 Block Diagram



C8051F300/1/2/3 C8051F304/5



#### Performance

The CIP-51 employs a pipelined architecture that greatly increases its instruction throughput over the standard 8051 architecture. In a standard 8051, all instructions except for MUL and DIV take 12 or 24 system clock cycles to execute, and usually have a maximum system clock of 12 MHz. By contrast, the CIP-51 core executes 70% of its instructions in one or two system clock cycles, with no instructions taking more than eight system clock cycles.

With the CIP-51's maximum system clock at 25 MHz, it has a peak throughput of 25 MIPS. The CIP-51 has a total of 109 instructions. The table below shows the total number of instructions that require each execution time.

Clocks to Execute	1	2	2/3	3	3/4	4	4/5	5	8
Number of Instructions	26	50	5	14	7	3	1	2	1

#### **Programming and Debugging Support**

In-system programming of the FLASH program memory and communication with on-chip debug support logic is accomplished via the Cygnal 2-Wire Development Interface (C2). Note that the re-programmable FLASH can also be read and changed a single byte at a time by the application software using the MOVC and MOVX instructions. This feature allows program memory to be used for non-volatile data storage as well as updating program code under software control.

The on-chip debug support logic facilitates full speed in-circuit debugging, allowing the setting of hardware breakpoints, starting, stopping and single stepping through program execution (including interrupt service routines), examination of the program's call stack, and reading/writing the contents of registers and memory. This method of on-chip debugging is completely non-intrusive, requiring no RAM, Stack, timers, or other on-chip resources. C2 details can be found in Section "17. C2 Interface" on page 161.

The CIP-51 is supported by development tools from Cygnal Integrated Products and third party vendors. Cygnal provides an integrated development environment (IDE) including editor, macro assembler, debugger and programmer. The IDE's debugger and programmer interface to the CIP-51 via the C2 interface to provide fast and efficient in-system device programming and debugging. Third party macro assemblers and C compilers are also available.



## 8.1. INSTRUCTION SET

The instruction set of the CIP-51 System Controller is fully compatible with the standard MCS-51<sup>TM</sup> instruction set. Standard 8051 development tools can be used to develop software for the CIP-51. All CIP-51 instructions are the binary and functional equivalent of their MCS-51<sup>TM</sup> counterparts, including opcodes, addressing modes and effect on PSW flags. However, instruction timing is different than that of the standard 8051.

#### 8.1.1. Instruction and CPU Timing

In many 8051 implementations, a distinction is made between machine cycles and clock cycles, with machine cycles varying from 2 to 12 clock cycles in length. However, the CIP-51 implementation is based solely on clock cycle timing. All instruction timings are specified in terms of clock cycles.

Due to the pipelined architecture of the CIP-51, most instructions execute in the same number of clock cycles as there are program bytes in the instruction. Conditional branch instructions take one less clock cycle to complete when the branch is not taken as opposed to when the branch is taken. Table 8.1 is the **CIP-51 Instruction Set Summary**, which includes the mnemonic, number of bytes, and number of clock cycles for each instruction.

#### 8.1.2. MOVX Instruction and Program Memory

The MOVX instruction is typically used to access external data memory (Note: the C8051F300/1/2/3/4/5 does not support external data or program memory). In the CIP-51, the MOVX instruction accesses the on-chip program memory space implemented as re-programmable FLASH memory. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "10. FLASH Memory" on page 83** for further details.

Mnemonic	Description	Bytes	Clock Cycles
	ARITHMETIC OPERATIONS		
ADD A, Rn	Add register to A	1	1
ADD A, direct	Add direct byte to A	2	2
ADD A, @Ri	Add indirect RAM to A	1	2
ADD A, #data	Add immediate to A	2	2
ADDC A, Rn	Add register to A with carry	1	1
ADDC A, direct	Add direct byte to A with carry	2	2
ADDC A, @Ri	Add indirect RAM to A with carry	1	2
ADDC A, #data	Add immediate to A with carry	2	2
SUBB A, Rn	Subtract register from A with borrow	1	1
SUBB A, direct	Subtract direct byte from A with borrow	2	2
SUBB A, @Ri	Subtract indirect RAM from A with borrow	1	2
SUBB A, #data	Subtract immediate from A with borrow	2	2
INC A	Increment A	1	1
INC Rn	Increment register	1	1
INC direct	Increment direct byte	2	2
INC @Ri	Increment indirect RAM	1	2
DEC A	Decrement A	1	1
DEC Rn	Decrement register	1	1
DEC direct	Decrement direct byte	2	2
DEC @Ri	Decrement indirect RAM	1	2
INC DPTR	Increment Data Pointer	1	1

#### Table 8.1. CIP-51 Instruction Set Summary

C8051F300/1/2/3 C8051F304/5



#### Table 8.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
MUL AB	Multiply A and B	1	4
DIV AB	Divide A by B	1	8
DA A	Decimal adjust A	1	1
	LOGICAL OPERATIONS		
ANL A, Rn	AND Register to A	1	1
ANL A, direct	AND direct byte to A	2	2
ANL A, @Ri	AND indirect RAM to A	1	2
ANL A, #data	AND immediate to A	2	2
ANL direct, A	AND A to direct byte	2	2
ANL direct, #data	AND immediate to direct byte	3	3
ORL A, Rn	OR Register to A	1	1
ORL A, direct	OR direct byte to A	2	2
ORL A, @Ri	OR indirect RAM to A	1	2
ORL A, #data	OR immediate to A	2	2
ORL direct, A	OR A to direct byte	2	2
ORL direct, #data	OR immediate to direct byte	3	3
XRL A, Rn	Exclusive-OR Register to A	1	1
XRL A, direct	Exclusive-OR direct byte to A	2	2
XRL A, @Ri	Exclusive-OR indirect RAM to A	1	2
XRL A, #data	Exclusive-OR immediate to A	2	2
XRL direct, A	Exclusive-OR A to direct byte	2	2
XRL direct, #data	Exclusive-OR immediate to direct byte	3	3
CLR A	Clear A	1	1
CPL A	Complement A	1	1
RL A	Rotate A left	1	1
RLC A	Rotate A left through Carry	1	1
RR A	Rotate A right	1	1
RRC A	Rotate A right through Carry	1	1
SWAP A	Swap nibbles of A	1	1
	DATA TRANSFER		
MOV A, Rn	Move Register to A	1	1
MOV A, direct	Move direct byte to A	2	2
MOV A, @Ri	Move indirect RAM to A	1	2
MOV A, #data	Move immediate to A	2	2
MOV Rn, A	Move A to Register	1	1
MOV Rn, direct	Move direct byte to Register	2	2
MOV Rn, #data	Move immediate to Register	2	2
MOV direct, A	Move A to direct byte	2	2
MOV direct, Rn	Move Register to direct byte	2	2
MOV direct, direct	Move direct byte to direct byte	3	3
MOV direct, @Ri	Move indirect RAM to direct byte	2	2
MOV direct, #data	Move immediate to direct byte	3	3
MOV @Ri, A	Move A to indirect RAM	1	2
MOV @Ri, direct	Move direct byte to indirect RAM	2	2
MOV @Ri, #data	Move immediate to indirect RAM	2	2



# C8051F300/1/2/3 C8051F304/5

## Table 8.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
MOV DPTR, #data16	Load DPTR with 16-bit constant	3	3
MOVC A, @A+DPTR	Move code byte relative DPTR to A	1	3
MOVC A, @A+PC	Move code byte relative PC to A	1	3
MOVX A, @Ri	Move external data (8-bit address) to A	1	3
MOVX @Ri, A	Move A to external data (8-bit address)	1	3
MOVX A, @DPTR	Move external data (16-bit address) to A	1	3
MOVX @DPTR, A	Move A to external data (16-bit address)	1	3
PUSH direct	Push direct byte onto stack	2	2
POP direct	Pop direct byte from stack	2	2
XCH A, Rn	Exchange Register with A	1	1
XCH A, direct	Exchange direct byte with A	2	2
XCH A, @Ri	Exchange indirect RAM with A	1	2
XCHD A, @Ri	Exchange low nibble of indirect RAM with A	1	2
	BOOLEAN MANIPULATION		
CLR C	Clear Carry	1	1
CLR bit	Clear direct bit	2	2
SETB C	Set Carry	1	1
SETB bit	Set direct bit	2	2
CPL C	Complement Carry	1	1
CPL bit	Complement direct bit	2	2
ANL C, bit	AND direct bit to Carry	2	2
ANL C, /bit	AND complement of direct bit to Carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to Carry	2	2
MOV C, bit	Move direct bit to Carry	2	2
MOV bit, C	Move Carry to direct bit	2	2
JC rel	Jump if Carry is set	2	2/3
JNC rel	Jump if Carry is not set	2	2/3
JB bit, rel	Jump if direct bit is set	3	3/4
JNB bit, rel	Jump if direct bit is not set	3	3/4
JBC bit, rel	Jump if direct bit is set and clear bit	3	3/4
	PROGRAM BRANCHING		
ACALL addr11	Absolute subroutine call	2	3
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	5
RETI	Return from interrupt	1	5
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A+DPTR	Jump indirect relative to DPTR	1	3
JZ rel	Jump if A equals zero	2	2/3
JNZ rel	Jump if A does not equal zero	2	2/3
CJNE A, direct, rel	Compare direct byte to A and jump if not equal	3	3/4
CJNE A, #data, rel	Compare immediate to A and jump if not equal	3	3/4
CJNE Rn, #data, rel	Compare immediate to Register and jump if not equal	3	3/4

C8051F304/5



#### Table 8.1. CIP-51 Instruction Set Summary

Mnemonic	Description	Bytes	Clock Cycles
CJNE @Ri, #data, rel	Compare immediate to indirect and jump if not equal	3	4/5
DJNZ Rn, rel	Decrement Register and jump if not zero	2	2/3
DJNZ direct, rel	Decrement direct byte and jump if not zero	3	3/4
NOP	No operation	1	1

#### Notes on Registers, Operands and Addressing Modes:

**Rn** - Register R0-R7 of the currently selected register bank.

@Ri - Data RAM location addressed indirectly through R0 or R1.

**rel** - 8-bit, signed (two's complement) offset relative to the first byte of the following instruction. Used by SJMP and all conditional jumps.

**direct** - 8-bit internal data location's address. This could be a direct-access Data RAM location (0x00-0x7F) or an SFR (0x80-0xFF).

#data - 8-bit constant

#data16 - 16-bit constant

bit - Direct-accessed bit in Data RAM or SFR

**addr11** - 11-bit destination address used by ACALL and AJMP. The destination must be within the same 2K-byte page of program memory as the first byte of the following instruction.

**addr16** - 16-bit destination address used by LCALL and LJMP. The destination may be anywhere within the 8K-byte program memory space.

There is one unused opcode (0xA5) that performs the same function as NOP. All mnemonics copyrighted  $\bigcirc$  Intel Corporation 1980.





## 8.2. MEMORY ORGANIZATION

The memory organization of the CIP-51 System Controller is similar to that of a standard 8051. There are two separate memory spaces: program memory and data memory. Program and data memory share the same address space but are accessed via different instruction types. The CIP-51 memory organization is shown in Figure 8.2 and Figure 8.3.

#### 8.2.1. Program Memory

The CIP-51 core has a 64k-byte program memory space. The C8051F300/1/2/3 implements 8192 bytes of this program memory space as in-system, re-programmable FLASH memory, organized in a contiguous block from addresses 0x0000 to 0x1FFF. Note: 512 bytes (0x1E00 - 0x1FFF) of this memory are reserved for factory use and are not available for user program storage. The C8051F304 implements 4096 bytes of re-programmable FLASH program memory space; the C8051F305 implements 2048 bytes of re-programmable FLASH program memory space. Figure 8.2 shows the program memory maps for C8051F300/1/2/3/4/5 devices.





Program memory is normally assumed to be read-only. However, the CIP-51 can write to program memory by setting the Program Store Write Enable bit (PSCTL.0) and using the MOVX instruction. This feature provides a mechanism for the CIP-51 to update program code and use the program memory space for non-volatile data storage. Refer to **Section "10. FLASH Memory" on page 83** for further details.

C8051F300/1/2/3 C8051F304/5




#### 8.2.2. Data Memory

The CIP-51 includes 256 bytes of internal RAM mapped into the data memory space from 0x00 through 0xFF. The lower 128 bytes of data memory are used for general purpose registers and scratch pad memory. Either direct or indirect addressing may be used to access the lower 128 bytes of data memory. Locations 0x00 through 0x1F are addressable as four banks of general purpose registers, each bank consisting of eight byte-wide registers. The next 16 bytes, locations 0x20 through 0x2F, may either be addressed as bytes or as 128 bit locations accessible with the direct addressing mode.

The upper 128 bytes of data memory are accessible only by indirect addressing. This region occupies the same address space as the Special Function Registers (SFR) but is physically separate from the SFR space. The addressing mode used by an instruction when accessing locations above 0x7F determines whether the CPU accesses the upper 128 bytes of data memory space or the SFRs. Instructions that use direct addressing will access the SFR space. Instructions using indirect addressing above 0x7F access the upper 128 bytes of data memory. Figure 8.3 illustrates the data memory organization of the CIP-51.

#### Figure 8.3. Data Memory Map



## INTERNAL DATA ADDRESS SPACE

#### 8.2.3. General Purpose Registers

The lower 32 bytes of data memory, locations 0x00 through 0x1F, may be addressed as four banks of general-purpose registers. Each bank consists of eight byte-wide registers designated R0 through R7. Only one of these banks may be enabled at a time. Two bits in the program status word, RS0 (PSW.3) and RS1 (PSW.4), select the active register bank (see description of the PSW in Figure 8.7). This allows fast context switching when entering subroutines and interrupt service routines. Indirect addressing modes use registers R0 and R1 as index registers.

#### 8.2.4. Bit Addressable Locations

In addition to direct access to data memory organized as bytes, the sixteen data memory locations at 0x20 through 0x2F are also accessible as 128 individually addressable bits. Each bit has a bit address from 0x00 to 0x7F. Bit 0 of the byte at 0x20 has bit address 0x00 while bit 7 of the byte at 0x20 has bit address 0x07. Bit 7 of the byte at 0x2F has bit address 0x7F. A bit access is distinguished from a full byte access by the type of instruction used (bit source or destination operands as opposed to a byte source or destination).



The MCS-51<sup>™</sup> assembly language allows an alternate notation for bit addressing of the form XX.B where XX is the byte address and B is the bit position within the byte. For example, the instruction:

MOV C, 22.3h

moves the Boolean value at 0x13 (bit 3 of the byte at location 0x22) into the Carry flag.

#### 8.2.5. Stack

A programmer's stack can be located anywhere in the 256-byte data memory. The stack area is designated using the Stack Pointer (SP, 0x81) SFR. The SP will point to the last location used. The next value pushed on the stack is placed at SP+1 and then SP is incremented. A reset initializes the stack pointer to location 0x07. Therefore, the first value pushed on the stack is placed at location 0x08, which is also the first register (R0) of register bank 1. Thus, if more than one register bank is to be used, the SP should be initialized to a location in the data memory not being used for data storage. The stack depth can extend up to 256 bytes.

#### 8.2.6. Special Function Registers

The direct-access data memory locations from 0x80 to 0xFF constitute the special function registers (SFRs). The SFRs provide control and data exchange with the CIP-51's resources and peripherals. The CIP-51 duplicates the SFRs found in a typical 8051 implementation as well as implementing additional SFRs used to configure and access the sub-systems unique to the MCU. This allows the addition of new functionality while retaining compatibility with the MCS-51<sup>TM</sup> instruction set. Table 8.2 lists the SFRs implemented in the CIP-51 System Controller.

The SFR registers are accessed anytime the direct addressing mode is used to access memory locations from 0x80 to 0xFF. SFRs with addresses ending in 0x0 or 0x8 (e.g. P0, TCON, SCON0, IE, etc.) are bit-addressable as well as byte-addressable. All other SFRs are byte-addressable only. Unoccupied addresses in the SFR space are reserved for future use. Accessing these areas will have an indeterminate effect and should be avoided. Refer to the corresponding pages of the datasheet, as indicated in Table 8.3, for a detailed description of each register.

C8051F300/1/2/3 C8051F304/5

			-					
F8	CPT0CN	PCA0L	РСА0Н	PCA0CPL0	PCA0CPH0			
F0	В	POMDIN					EIP1	
E8	ADC0CN	PCA0CPL1	PCA0CPH1	PCA0CPL2	PCA0CPH2			RSTSRC
E0	ACC	XBR0	XBR1	XBR2	IT01CF		EIE1	
D8	PCA0CN	PCA0MD	PCA0CPM0	PCA0CPM1	PCA0CPM2			
D0	PSW	<b>REF0CN</b>						
C8	TMR2CN		TMR2RLL	TMR2RLH	TMR2L	TMR2H		
C0	SMB0CN	SMB0CF	SMB0DAT		ADC0GT		ADC0LT	
B8	IP			AMX0SL	ADC0CF		ADC0	
B0		OSCXCN	OSCICN	OSCICL			FLSCL	FLKEY
A8	IE							
A0					POMDOUT			
98	SCON0	SBUF0				CPT0MD		CPT0MX
90								
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	PSCTL
80	P0	SP	DPL	DPH				PCON
	0(8)	1(9)	2(A)	3(B)	4(C)	5(D)	6(E)	7(F)
	(bit addressable)							

## Table 8.2. Special Function Register (SFR) Memory Map

## **Table 8.3. Special Function Registers**

SFRs are listed in alphabetical order. All undefined SFR locations are reserved

Register	Address	Description	Page No.
ACC	0xE0	Accumulator	66
ADC0CF	0xBC	ADC0 Configuration	39
ADC0CN	0xE8	ADC0 Control	40
ADC0GT	0xC4	ADC0 Greater-Than Compare Word	43
ADC0LT	0xC6	ADC0 Less-Than Compare Word	43
ADC0	0xBE	ADC0 Data Word	39
AMX0SL	0xBB	ADC0 Multiplexer Channel Select	38
В	0xF0	B Register	66
CKCON	0x8E	Clock Control	139
CPT0CN	0xF8	Comparator0 Control	49
CPT0MD	0x9D	Comparator0 Mode Selection	51
CPT0MX	0x9F	Comparator0 MUX Selection	50
DPH	0x83	Data Pointer High	64
DPL	0x82	Data Pointer Low	64
EIE1	0xE6	Extended Interrupt Enable 1	72
EIP1	0xF6	External Interrupt Priority 1	73



# C8051F300/1/2/3 C8051F304/5

## **Table 8.3. Special Function Registers**

Register	Address	Description	Page
FLKEY	0xB7	FLASH Lock and Key	87
FLSCL	0xB6	FLASH Scale	87
IE	0xA8	Interrupt Enable	70
IP	0xB8	Interrupt Priority	71
IT01CF	0xE4	INT0/INT1 Configuration Register	74
OSCICL	0xB3	Internal Oscillator Calibration	90
OSCICN	0xB2	Internal Oscillator Control	90
OSCXCN	0xB1	External Oscillator Control	92
PO	0x80	Port 0 Latch	101
POMDIN	0xF1	Port 0 Input Mode Configuration	101
P0MDOUT	0xA4	Port 0 Output Mode Configuration	102
PCA0CN	0xD8	PCA Control	156
PCA0MD	0xD9	PCA Mode	157
PCA0CPH0	0xFC	PCA Capture 0 High	160
PCA0CPH1	0xEA	PCA Capture 1 High	160
PCA0CPH2	0xEC	PCA Capture 2 High	160
PCA0CPL0	0xFB	PCA Capture 0 Low	160
PCA0CPL1	0xE9	PCA Capture 1 Low	160
PCA0CPL2	0xEB	PCA Capture 2 Low	160
PCA0CPM0	0xDA	PCA Module 0 Mode Register	158
PCA0CPM1	0xDB	PCA Module 1 Mode Register	158
PCA0CPM2	0xDC	PCA Module 2 Mode Register	158
РСА0Н	0xFA	PCA Counter High	159
PCA0L	0xF9	PCA Counter Low	159
PCON	0x87	Power Control	76
PSCTL	0x8F	Program Store R/W Control	86
PSW	0xD0	Program Status Word	65
REF0CN	0xD1	Voltage Reference Control	45
RSTSRC	0xEF	Reset Source Configuration/Status	81
SBUF0	0x99	UART 0 Data Buffer	129
SCON0	0x98	UART 0 Control	128
SMB0CF	0xC1	SMBus Configuration	110
SMB0CN	0xC0	SMBus Control	112
SMB0DAT	0xC2	SMBus Data	114
SP	0x81	Stack Pointer	65
TMR2CN	0xC8	Timer/Counter 2 Control	143
TCON	0x88	Timer/Counter Control	137
TH0	0x8C	Timer/Counter 0 High	140
TH1	0x8D	Timer/Counter 1 High	140
TL0	0x8A	Timer/Counter 0 Low	140
TL1	0x8B	Timer/Counter 1 Low	140
TMOD	0x89	Timer/Counter Mode	138
TMR2RLH	0xCB	Timer/Counter 2 Reload High	144
TMR2RLL	0xCA	Timer/Counter 2 Reload Low	144
TMR2H	0xCD	Timer/Counter 2 High	144
TMR2L	0xCC	Timer/Counter 2 Low	144

C8051F300/1/2/3 C8051F304/5




#### Table 8.3. Special Function Registers

Register	Address	Description	Page
XBR0	0xE1	Port I/O Crossbar Control 0	99
XBR1	0xE2	Port I/O Crossbar Control 1	99
XBR2	0xE3	Port I/O Crossbar Control 2	100
0x97, 0xAE, 0 0xB6, 0xBF, 0 0xD3, 0xD4, 0 0xD7, 0xDD, 0 0xF5	xCE, 0xD2, xD5, 0xD6,	Reserved	

#### 8.2.7. Register Descriptions

Following are descriptions of SFRs related to the operation of the CIP-51 System Controller. Reserved bits should not be set to logic l. Future product versions may use these bits to implement new features in which case the reset value of the bit will be logic 0, selecting the feature's default state. Detailed descriptions of the remaining SFRs are included in the sections of the datasheet associated with their corresponding system function.

#### Figure 8.4. DPL: Data Pointer Low Byte



## Figure 8.5. DPH: Data Pointer High Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x83
Bits7-0:	DPH: Data Po The DPH regi FLASH mem	ister is the hi	gh byte of th	e 16-bit DPI	R. DPTR is	used to acce	ss indirectl	y addressed



## Figure 8.6. SP: Stack Pointer





Figure 8.7. PSW: Program Status Word

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R	Reset V
CY	AC	F0	RS1	RS0	OV	F1	PARITY	00000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Ad
							(bit addressable)	0xI
Bit7:	CY: Carry I	-			1. 1.	( <b>1 1 ·</b> · ·	<b>`</b>	< 1.
			last arithmetic of			irry (additio	n) or a borrow	w (subt
<b>D</b> 1.4	/		gic 0 by all other	arithmetic	operations.			
Bit6:	AC: Auxilia		U					
			last arithmetic of			•	/	
			order nibble. It is o	cleared to l	ogic 0 by all	other arithr	netic operation	ons.
Bit5:	F0: User F1	0	_	~ ~				
	This is a hit		a ganaral nurnag	e flag for u	se under sof	tware contro	1	
			e, general purpos	c mag for u	se under son		л.	
Bits4-3:	RS1-RS0: H	Register Baı	nk Select.	-			)1.	
Bits4-3:	RS1-RS0: H	Register Baı		-			л.	
Bits4-3:	RS1-RS0: F These bits s	Register Bar elect which	nk Select. register bank is u	used during	; register acc		JI.	
Bits4-3:	RS1-RS0: F These bits s <b>RS1</b>	Register Bar select which <b>RS0</b>	nk Select. 1 register bank is u Register Bank	used during	register acc			
Bits4-3:	RS1-RS0: F These bits s	Register Bar elect which	nk Select. register bank is u	used during Add 0x00 -	register acc ress 0x07			
Bits4-3:	RS1-RS0: F These bits s RS1 0	Register Bar select which <b>RS0</b> 0	nk Select. register bank is u Register Bank 0 1	used during Add 0x00 - 0x08 -	register acc ress 0x07 0x0F			
Bits4-3:	RS1-RS0: F These bits s RS1 0 0	Register Bar Relect which RS0 0 1	nk Select. register bank is u Register Bank	used during Add 0x00 -	register acc ress 0x07 0x0F 0x17			
Bits4-3:	RS1-RS0: F These bits s	Register Ban select which 0 1 0 1 1	nk Select. register bank is u Register Bank 0 1 2	Addu 0x00 - 0x08 - 0x10 -	register acc ress 0x07 0x0F 0x17		).	
Bits4-3: Bit2:	RS1-RS0: F These bits s <b>RS1</b> 0 0 1	Register Ban select which 0 1 0 1 1	nk Select. register bank is u Register Bank 0 1 2	Addu 0x00 - 0x08 - 0x10 -	register acc ress 0x07 0x0F 0x17		).	
	RS1-RS0: F These bits s RS1 0 0 1 1 0 V: Overfle	Register Ban select which 0 1 0 1 0 1 0 0 1 0 0	nk Select. register bank is u Register Bank 0 1 2	Add 0x00 - 0x08 - 0x10 - 0x18 -	register acc ress 0x07 0x0F 0x17 0x1F	esses.		row (su
	RS1-RS0: F These bits s	Register Ban select which 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Register Bank 0 1 2 3	Add           0x00 -           0x08 -           0x10 -           0x18 -           etic operat	register acc ress 0x07 0x0F 0x17 0x1F	esses. in a carry (a	ddition), bori	
	RS1-RS0: F These bits s	Register Ban select which 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Register Bank 0 1 2 3 if the last arithm	Add           0x00 -           0x08 -           0x10 -           0x18 -           etic operat	register acc ress 0x07 0x0F 0x17 0x1F	esses. in a carry (a	ddition), bori	
Bit2:	RS1-RS0: F These bits s RS1 0 0 1 1 0 V: Overfle This bit is s tion), or over F1: User FL	Register Ban select which 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	Register Bank 0 1 2 3 if the last arithm	Addu 0x00 - 0x08 - 0x10 - 0x18 - etic operat t is cleared	register acc ress 0x07 0x0F 0x17 0x1F ion resulted to logic 0 b	esses. in a carry (a y all other an	ddition), borr	
Bit2:	RS1-RS0: F These bits s RS1 0 0 1 1 0 V: Overfle This bit is s tion), or over F1: User FL	Register Bank         RS0         0         1         0         1         ow Flag.         et to logic 1         erflow (mulag 1.         -addressabl	nk Select. register bank is u Register Bank 0 1 2 3 if the last arithm tiply or divide). In	Addu 0x00 - 0x08 - 0x10 - 0x18 - etic operat t is cleared	register acc ress 0x07 0x0F 0x17 0x1F ion resulted to logic 0 b	esses. in a carry (a y all other an	ddition), borr	
Bit2: Bit1:	RS1-RS0: F These bits s RS1 0 0 1 1 1 OV: Overfle This bit is s tion), or ove F1: User FI This is a bit PARITY: Pa	Register Ban         Relect which         0         0         1         0         1         ow Flag.         et to logic 1         erflow (mul         ag 1.        addressabl         arity Flag.	nk Select. register bank is u Register Bank 0 1 2 3 if the last arithm tiply or divide). In	Add 0x00 - 0x08 - 0x10 - 0x18 - etic operat t is cleared e flag for u	register acc ress 0x07 0x0F 0x17 0x1F ion resulted to logic 0 by se under sof	in a carry (a y all other an tware contro	ddition), born ithmetic oper ol.	rations

C8051F300/1/2/3 C8051F304/5



## Figure 8.8. ACC: Accumulator



#### Figure 8.9. B: B Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
B.7	B.6	B.5	B.4	B.3	B.2	B.1	B.0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
							(bit addressable)	0xF0
Bits7-0:	B: B Register This register s		econd accum	ulator for cer	rtain arithme	tic operatio	ns.	



## 8.3. Interrupt Handler

The CIP-51 includes an extended interrupt system supporting a total of 12 interrupt sources with two priority levels. The allocation of interrupt sources between on-chip peripherals and external inputs pins varies according to the specific version of the device. Each interrupt source has one or more associated interrupt-pending flag(s) located in an SFR. When a peripheral or external source meets a valid interrupt condition, the associated interrupt-pending flag is set to logic 1.

If interrupts are enabled for the source, an interrupt request is generated when the interrupt-pending flag is set. As soon as execution of the current instruction is complete, the CPU generates an LCALL to a predetermined address to begin execution of an interrupt service routine (ISR). Each ISR must end with an RETI instruction, which returns program execution to the next instruction that would have been executed if the interrupt request had not occurred. If interrupts are not enabled, the interrupt-pending flag is ignored by the hardware and program execution continues as normal. (The interrupt-pending flag is set to logic 1 regardless of the interrupt's enable/disable state.)

Each interrupt source can be individually enabled or disabled through the use of an associated interrupt enable bit in an SFR (IE-EIE1). However, interrupts must first be globally enabled by setting the EA bit (IE.7) to logic 1 before the individual interrupt enables are recognized. Setting the EA bit to logic 0 disables all interrupt sources regardless of the individual interrupt-enable settings.

Some interrupt-pending flags are automatically cleared by the hardware when the CPU vectors to the ISR. However, most are not cleared by the hardware and must be cleared by software before returning from the ISR. If an interrupt-pending flag remains set after the CPU completes the return-from-interrupt (RETI) instruction, a new interrupt request will be generated immediately and the CPU will re-enter the ISR after the completion of the next instruction.

#### 8.3.1. MCU Interrupt Sources and Vectors

The MCUs support 12 interrupt sources. Software can simulate an interrupt by setting any interrupt-pending flag to logic 1. If interrupts are enabled for the flag, an interrupt request will be generated and the CPU will vector to the ISR address associated with the interrupt-pending flag. MCU interrupt sources, associated vector addresses, priority order and control bits are summarized in Table 8.4 on page 69. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

C8051F300/1/2/3 C8051F304/5



#### 8.3.2. External Interrupts

The /INT0 and /INT1 external interrupt sources are configurable as active high or low, edge or level sensitive. The IN0PL (/INT0 Polarity) and IN1PL (/INT1 Polarity) bits in the IT01CF register select active high or active low; the IT0 and IT1 bits in TCON (Section "15.1. Timer 0 and Timer 1" on page 133) select level or edge sensitive. The table below lists the possible configurations.

IT0	INOPL	/INT0 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

IT1	IN1PL	/INT1 Interrupt
1	0	Active low, edge sensitive
1	1	Active high, edge sensitive
0	0	Active low, level sensitive
0	1	Active high, level sensitive

/INT0 and /INT1 are assigned to Port pins as defined in the IT01CF register (see Figure 8.14). Note that /INT0 and /INT0 Port pin assignments are independent of any Crossbar assignments. /INT0 and /INT1 will monitor their assigned Port pins without disturbing the peripheral that was assigned the Port pin via the Crossbar. To assign a Port pin only to /INT0 and/or /INT1, configure the Crossbar to skip the selected pin(s). This is accomplished by setting the associated bit in register XBR0 (see Section "12.1. Priority Crossbar Decoder" on page 96 for complete details on configuring the Crossbar).

IE0 (TCON.1) and IE1 (TCON.3) serve as the interrupt-pending flags for the /INT0 and /INT1 external interrupts, respectively. If an /INT0 or /INT1 external interrupt is configured as edge-sensitive, the corresponding interrupt-pending flag is automatically cleared by the hardware when the CPU vectors to the ISR. When configured as level sensitive, the interrupt-pending flag remains logic 1 while the input is active as defined by the corresponding polarity bit (INOPL or IN1PL); the flag remains logic 0 while the input is inactive. The external interrupt source must hold the input active until the interrupt request is recognized. It must then deactivate the interrupt request before execution of the ISR completes or another interrupt request will be generated.

#### 8.3.3. Interrupt Priorities

Each interrupt source can be individually programmed to one of two priority levels: low or high. A low priority interrupt service routine can be preempted by a high priority interrupt. A high priority interrupt cannot be preempted. Each interrupt has an associated interrupt priority bit in an SFR (IP or EIP1) used to configure its priority level. Low priority is the default. If two interrupts are recognized simultaneously, the interrupt with the higher priority is serviced first. If both interrupts have the same priority level, a fixed priority order is used to arbitrate, given in Table 8.4.

#### 8.3.4. Interrupt Latency

Interrupt response time depends on the state of the CPU when the interrupt occurs. Pending interrupts are sampled and priority decoded each system clock cycle. Therefore, the fastest possible response time is 5 system clock cycles: 1 clock cycle to detect the interrupt and 4 clock cycles to complete the LCALL to the ISR. If an interrupt is pending when a RETI is executed, a single instruction is executed before an LCALL is made to service the pending interrupt. Therefore, the maximum response time for an interrupt (when no other interrupt is currently being serviced or the new interrupt is of greater priority) occurs when the CPU is performing an RETI instruction followed by a DIV as the next instruction. In this case, the response time is 18 system clock cycles: 1 clock cycle to detect the interrupt, 5 clock cycles to execute the RETI, 8 clock cycles to complete the DIV instruction and 4 clock cycles to execute the LCALL to the ISR. If the CPU is executing an ISR for an interrupt with equal or higher priority, the new interrupt will not be serviced until the current ISR completes, including the RETI and following instruction.



# C8051F300/1/2/3 C8051F304/5

## Table 8.4. Interrupt Summary

Interrupt Source	Interrupt Vector	Priority Order	Pending Flag	Bit addressable?	Cleared by HW?	Enable Flag	Priority Control
Reset	0x0000	Тор	None	N/A	N/A	Always Enabled	Always Highest
External Interrupt 0 (/INT0)	0x0003	0	IE0 (TCON.1)	Y	Y	EX0 (IE.0)	PX0 (IP.0)
Timer 0 Overflow	0x000B	1	TF0 (TCON.5)	Y	Y	ET0 (IE.1)	PT0 (IP.1)
External Interrupt 1 (/INT1)	0x0013	2	IE1 (TCON.3)	Y	Y	EX1 (IE.2)	PX1 (IP.2)
Timer 1 Overflow	0x001B	3	TF1 (TCON.7)	Y	Y	ET1 (IE.3)	PT1 (IP.3)
UART0	0x0023	4	RI0 (SCON0.0) TI0 (SCON0.1)	Y	Ν	ES0 (IE.4)	PS0 (IP.4)
Timer 2 Overflow	0x002B	5	TF2H (TMR2CN.7) TF2L (TMR2CN.6)	Y	N	ET2 (IE.5)	PT2 (IP.5)
SMBus Interface	0x0033	6	SI (SMB0CN.0)	Y	Ν	ESMB0 (EIE1.0)	PSMB0 (EIP1.0)
ADC0 Window Compare	0x003B	7	AD0WINT (ADC0CN.3)	Y	Ν	EWADC0 (EIE1.1)	PWADC0 (EIP1.1)
ADC0 Conversion Complete	0x0043	8	AD0INT (ADC0CN.5)	Y	Ν	EADC0C (EIE1.2)	PADC0C (EIP1.2)
Programmable Counter Array	0x004B	9	CF (PCA0CN.7) CCFn (PCA0CN.n)	Y	N	EPCA0 (EIE1.3)	PPCA0 (EIP1.3)
Comparator0 Falling Edge	0x0053	10	CP0FIF (CPT0CN.4)	N	Ν	ECP0F (EIE1.4)	PCP0F (EIP1.4)
Comparator0 Rising Edge	0x005B	11	CPORIF (CPT0CN.5)	N	N	ECP0R (EIE1.5)	PCP0R (EIP1.5)

C8051F300/1/2/3 C8051F304/5



#### 8.3.5. Interrupt Register Descriptions

The SFRs used to enable the interrupt sources and set their priority level are described below. Refer to the datasheet section associated with a particular on-chip peripheral for information regarding valid interrupt conditions for the peripheral and the behavior of its interrupt-pending flag(s).

## Figure 8.10. IE: Interrupt Enable

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
EA	IEGF0	ET2	ES0	ET1	EX1	ET0	EX0	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address				
							(bit addressable	e) 0xA8				
Bit7:	EA: Enable Al	-										
	This bit globally enables/disables all interrupts. It overrides the individual interrupt mask settings.											
	0: Disable all i											
	1: Enable each			ts individual	mask setting	<b>5</b> .						
Bit6:	IEGF0: Generation		0									
	This is a gener			nder softwa	re control.							
Bit5:	ET2: Enable T											
	This bit sets th			2 interrupt.								
	0: Disable Timer 2 interrupt.											
	1: Enable inter			by the TF2L	or TF2H fla	gs.						
Bit4:	ES0: Enable UART0 Interrupt.											
	This bit sets the masking of the UART0 interrupt.											
	0: Disable UART0 interrupt.											
	1: Enable UAI											
Bit3:	ET1: Enable T											
	This bit sets th			1 interrupt.								
	0: Disable all											
	1: Enable inter			by the TF1 f	lag.							
Bit2:	EX1: Enable E		1									
	This bit sets the masking of external interrupt 1.											
	0: Disable external interrupt 1.											
	1: Enable inter			by the /INT	l input.							
Bit1:	ET0: Enable Timer 0 Interrupt.											
	This bit sets the masking of the Timer 0 interrupt.											
	0: Disable all Timer 0 interrupt.											
	1: Enable inter			by the TF0 f	lag.							
Bit0:	EX0: Enable E											
	This bit sets th			terrupt 0.								
	0: Disable exte		*									
	1: Enable inter	rupt reques	ts generated	by the /INT(	) input.							



## **Figure 8.11. IP: Interrupt Priority**

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value				
-	-	PT2	PS0	PT1	PX1	PT0	PX0	11000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address				
							(bit addressable	e) 0xB8				
Bits7-6:	UNUSED. Re	ad = 11b, W	rite = don't c	are.								
Bit5:	PT2: Timer 2 Interrupt Priority Control.											
	This bit sets the	ne priority of	f the Timer 2	interrupt.								
	0: Timer 2 int	errupt priori	ty determine	d by default	priority order							
	1: Timer 2 int	errupts set to	high priorit	y level.								
Bit4:	PS0: UART0	1	•									
	This bit sets the			-								
	0: UART0 interrupt priority determined by default priority order.											
	1: UART0 interrupts set to high priority level.											
Bit3:	PT1: Timer 1 Interrupt Priority Control.											
	This bit sets the priority of the Timer 1 interrupt.											
	0: Timer 1 int	1 1	•	•	priority order							
	1: Timer 1 int	-	01	•								
Bit2:	PX1: External Interrupt 1 Priority Control.											
	This bit sets the priority of the External Interrupt 1 interrupt.											
	0: External In											
	1: External In		01	•								
Bit1:	PT0: Timer 0	1	•									
	This bit sets the priority of the Timer 0 interrupt.											
	<ul><li>0: Timer 0 interrupt priority determined by default priority order.</li><li>1: Timer 0 interrupt set to high priority level.</li></ul>											
		-	<b>U</b> 1 <b>·</b>									
Bit0:	PX0: External Interrupt 0 Priority Control.											
	This bit sets the priority of the External Interrupt 0 interrupt. 0: External Interrupt 0 priority determined by default priority order.											
			•	•	alt priority or	der.						
	1: External In	terrupt 0 set	to high prior	ity level.								

C8051F300/1/2/3 C8051F304/5

CYGNAL

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value					
-	-	ECP0R	ECP0F	EPCA0	EADC0C	EWADC0	ESMB0	00000000					
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:					
								0xE6					
Bits7-6:	UNUSED. Read = 00b. Write = don't care. ECP0R: Enable Comparator0 (CP0) Rising Edge Interrupt.												
Bit5:		1		0 0	1								
	This bit sets t	0		ising Edge ii	nterrupt.								
	0: Disable CF												
	1: Enable inte	1 I	0	•	0								
Bit4:	ECP0F: Enab												
	This bit sets t	0		0 0	nterrupt.								
		<ul><li>0: Disable CP0 Falling Edge interrupt.</li><li>1: Enable interrupt requests generated by the CP0FIF flag.</li></ul>											
<b>D</b> 1.0			-	•	-								
Bit3:	EPCA0: Enable Programmable Counter Array (PCA0) Interrupt.												
	This bit sets the masking of the PCA0 interrupts.												
	<ul><li>0: Disable all PCA0 interrupts.</li><li>1: Enable interrupt requests generated by PCA0.</li></ul>												
D'-0													
Bit2:	EADC0C: Enable ADC0 Conversion Complete Interrupt.												
		0		the ADC0 Conversion Complete interrupt.									
	<ul><li>0: Disable ADC0 Conversion Complete interrupt.</li><li>1: Enable interrupt requests generated by the AD0INT flag.</li></ul>												
D'(1)		· ·	-	•	-								
Bit1:	EWADC0: En		1		1								
	This bit sets the masking of ADC0 Window Comparison interrupt.												
	0: Disable ADC0 Window Comparison interrupt.												
<b>D</b> :/0	1: Enable interrupt requests generated by ADC0 Window Compare flag. ESMB0: Enable SMBus Interrupt.												
Bit0:			-	- :									
	This bit sets t	0		s merrupt.									
	0: Disable all SMBus interrupts. 1: Enable interrupt requests generated by the SI flag.												
	1: Enable inte	rrupt reques	is generated	by the SI fla	g.								

## Figure 8.12. EIE1: Extended Interrupt Enable 1



# Figure 8.13. EIP1: Extended Interrupt Priority 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	PCP0R	PCP0F	PPCA0	PADC0C	PWADC0	PSMB0	11000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xF6
Bits7-6:	UNUSED. Re	ead = 11b. W	rite = don't	care.				
Bit5:	PCP0R: Com							
	This bit sets t	1 4		0 0	errupt.			
	0: CP0 rising	1	1	•				
	1: CP0 rising	1	01	•				
Bit4:	PCP0F: Com			1	•			
	This bit sets t	1 4		0 0	terrupt.			
	0: CP0 falling	· 1	-	•				
	1: CP0 falling	· 1	01	•				
Bit3:	PPCA0: Prog				errupt Priorit	y Control.		
	This bit sets t	1 4		1				
	0: PCA0 inter	1	1 0					
	1: PCA0 inter							
Bit2:	PADC0C AD		-	1	•			
	This bit sets t	1 V			1	-		
	0: ADC0 Con		1	1	1 V			
	1: ADC0 Con		1		1 V			
Bit1:	PWADC0: Al		-	1	•	ol.		
	This bit sets t	1 V						
	0: ADC0 Win							
	1: ADC0 Win				el.			
Bit0:	PSMB0: SMI	1	•					
	This bit sets t	1 4		1				
	0: SMBus int	-						
	1: SMBus int	errunt set to	high nriarity	level				

C8051F300/1/2/3

C8051F304/5

CYGNAL

# Figure 8.14. IT01CF: INT0/INT1 Configuration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
IN1PL	IN1SL2	IN1SL1	IN1SL0	IN0PL	IN0SL2	IN0SL1	IN0SL0	00000001
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address 0xE4
Note: Ref	er to Figure 15.4	4 for INT0/	l edge- or lev	vel-sensitive	interrupt sel	ection.		
Bit7:	IN1PL: /INT1	•						
	0: /INT1 input							
	1: /INT1 input							
Bits6-4:	IN1SL2-0: /IN				71 NT. ( (1)		, · · ·	1
	These bits sele			-			-	-
	the Crossbar; /			-	-	-		
	assigned the Po							
	configured to s	skip the sele	ected pin (acc	complished t	by setting to	T the corres	sponding bit	in register
	XBR0).							
	IN1SL2-0	/IN]	<b>F1 Port Pin</b>					
	000		P0.0					
	001		P0.1					
	010		P0.2					
	011		P0.3					
	100		P0.4					
	101		P0.5					
	110		P0.6					
	111		P0.7					
Bit3:	IN0PL: /INT0	Polarity						
	0: /INT0 interr	•	e low.					
	1: /INT0 interr	upt is active	e high.					
Bits2-0:	INT0SL2-0: /I	NT0 Port P	in Selection 1	Bits				
	These bits sele			-			-	-
	the Crossbar. /							
	assigned the Po							
	configured to s	skip the sele	ected pin (acc	complished t	by setting to	'I' the corres	sponding bit	in register
	XBR0).							
	IN0SL2-0	/IN	<b>FO Port Pin</b>					
	000		P0.0					
	001		P0.1					
	010		P0.2					
	011		P0.3					
	100		P0.4					
	101		P0.5					
	110		P0.6					
	110		F0.0					



### 8.4. Power Management Modes

The CIP-51 core has two software programmable power management modes: Idle and Stop. Idle mode halts the CPU while leaving the peripherals and clocks active. In Stop mode, the CPU is halted, all interrupts and timers (except the Missing Clock Detector) are inactive, and the system clock is stopped (analog peripherals remain in their selected states). Since clocks are running in Idle mode, power consumption is dependent upon the system clock frequency and the number of peripherals left in active mode before entering Idle. Stop mode consumes the least power. Figure 1.15 describes the Power Control Register (PCON) used to control the CIP-51's power management modes.

Although the CIP-51 has Idle and Stop modes built in (as with any standard 8051 architecture), power management of the entire MCU is better accomplished by enabling/disabling individual peripherals as needed. Each analog peripheral can be disabled when not in use and placed in low power mode. Digital peripherals, such as timers or serial buses, draw little power when they are not in use. Turning off the oscillators lowers power consuption considerably; however a reset is required to restart the MCU.

#### 8.4.1. Idle Mode

Setting the Idle Mode Select bit (PCON.0) causes the CIP-51 to halt the CPU and enter Idle mode as soon as the instruction that sets the bit completes execution. All internal registers and memory maintain their original data. All analog and digital peripherals can remain active during Idle mode.

Idle mode is terminated when an enabled interrupt is asserted or a reset occurs. The assertion of an enabled interrupt will cause the Idle Mode Selection bit (PCON.0) to be cleared and the CPU to resume operation. The pending interrupt will be serviced and the next instruction to be executed after the return from interrupt (RETI) will be the instruction immediately following the one that set the Idle Mode Select bit. If Idle mode is terminated by an internal or external reset, the CIP-51 performs a normal reset sequence and begins program execution at address 0x0000.

If enabled, the Watchdog Timer (WDT) will eventually cause an internal watchdog reset and thereby terminate the Idle mode. This feature protects the system from an unintended permanent shutdown in the event of an inadvertent write to the PCON register. If this behavior is not desired, the WDT may be disabled by software prior to entering the Idle mode if the WDT was initially configured to allow this operation. This provides the opportunity for additional power savings, allowing the system to remain in the Idle mode indefinitely, waiting for an external stimulus to wake up the system. Refer to Section "16.3. Watchdog Timer Mode" on page 154 for more information on the use and configuration of the WDT.

#### 8.4.2. Stop Mode

Setting the Stop Mode Select bit (PCON.1) causes the CIP-51 to enter Stop mode as soon as the instruction that sets the bit completes execution. In Stop mode the internal oscillator, CPU, and all digital peripherals are stopped; the state of the external oscillator circuit is not affected. Each analog peripheral (including the external oscillator circuit) may be shut down individually prior to entering Stop Mode. Stop mode can only be terminated by an internal or external reset. On reset, the CIP-51 performs the normal reset sequence and begins program execution at address 0x0000.

If enabled, the Missing Clock Detector will cause an internal reset and thereby terminate the Stop mode. The Missing Clock Detector should be disabled if the CPU is to be put to in STOP mode for longer than the MCD timeout of  $100 \,\mu$ sec.

C8051F300/1/2/3 PRELIMINARY

C8051F304/5

CYGNAL

# Figure 8.15. PCON: Power Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
GF5	GF4	GF3	GF2	GF1	GF0	STOP	IDLE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x87
Bits7-2:	GF5-GF0: Ge	neral Purpos	e Flags 5-0.					
	These are gen	eral purpose	flags for use	under softw	vare control.			
Bit1:	STOP: Stop N	Iode Select.						
	Setting this bi	t will place t	he CIP-51 in	Stop mode.	This bit will	always be re	ead as 0.	
	1: CPU goes i	nto Stop mo	de (turns off	internal osci	llator).			
Bit0:	IDLE: Idle M	ode Select.						
	Setting this bi	t will place t	he CIP-51 in	Idle mode.	This bit will	always be re	ad as 0.	
	1: CPU goes i	nto Idle mod	le (shuts off c	clock to CPU	, but clock to	o Timers, Int	errupts, Ser	ial Ports, and
	Analog Peripl	nerals are still	ll active).					
	0 1		,					



# 9. **RESET SOURCES**

Reset circuitry allows the controller to be easily placed in a predefined default condition. On entry to this reset state, the following occur:


- CIP-51 halts program execution
- Special Function Registers (SFRs) are initialized to their defined reset values
- External Port pins are forced to a known state
- Interrupts and timers are disabled.

All SFRs are reset to the predefined values noted in the SFR detailed descriptions. The contents of internal data memory are unaffected during a reset; any previously stored data is preserved. However, since the stack pointer SFR is reset, the stack is effectively lost even though the data on the stack is not altered.

The Port I/O latches are reset to 0xFF (all logic ones) in open-drain mode. Weak pull-ups are enabled during and after the reset. For VDD Monitor and power-on resets, the /RST pin is driven low until the device exits the reset state.

On exit from the reset state, the program counter (PC) is reset, and the system clock defaults to the internal oscillator. Refer to **Section "11. Oscillators" on page 89** for information on selecting and configuring the system clock source. The Watchdog Timer is enabled with the system clock divided by 12 as its clock source (**Section "16.3. Watchdog Timer Mode" on page 154** details the use of the Watchdog Timer). Once the system clock source is stable, program execution begins at location 0x0000.






C8051F300/1/2/3 C8051F304/5



### 9.1. Power-On Reset

During power-up, the device is held in a reset state and the /RST pin is driven low until VDD settles above  $V_{RST}$ . A delay occurs before the device is released from reset; the delay decreases as the VDD ramp time increases (VDD ramp time is defined as how fast VDD ramps from 0 V to 2.7 V). Figure 9.2. plots the power-on and VDD monitor reset timing. The maximum VDD ramp time is 1 ms; slower ramp times may cause the device to be released from reset before VDD reaches the  $V_{RST}$  level. For ramp times less than 1 ms, the power-on reset delay ( $T_{PORDelay}$ ) is typically less than 0.3 ms.

On exit from a power-on reset, the PORSF flag (RSTSRC.1) is set by hardware to logic 1. When PORSF is set, all of the other reset flags in the RSTSRC Register are indeterminate (PORSF is cleared by all other resets). Since all resets cause program execution to begin at the same location (0x0000) software can read the PORSF flag to determine if a power-up was the cause of reset. The content of internal data memory should be assumed to be undefined after a power-on reset. The VDD monitor is disabled following a power-on reset.



### Figure 9.2. Power-On and VDD Monitor Reset Timing

#### 9.2. Power-Fail Reset / VDD Monitor

When a power-down transition or power irregularity causes VDD to drop below  $V_{RST}$ , the power supply monitor will drive the /RST pin low and hold the CIP-51 in a reset state (see Figure 9.2). When VDD returns to a level above  $V_{RST}$ , the CIP-51 will be released from the reset state. Note that even though internal data memory contents are not altered by the power-fail reset, it is impossible to determine if VDD dropped below the level required for data retention. If the PORSF flag reads '1', the data may no longer be valid. The VDD monitor is disabled after power-on resets; however its defined state (enabled/disabled) is not altered by any other reset source. For example, if the VDD monitor is enabled and a software reset is performed, the VDD monitor will still be enabled after the reset. The VDD monitor is enabled by writing a '1' to the PORSF bit in register RSTSRC. See Figure 9.2 for VDD monitor timing; note that the reset delay is not incurred after a VDD monitor reset. See Table 9.2 for electrical characteristics of the VDD monitor.



**Important Note:** Enabling the VDD monitor will immediately generate a system reset. The device will then return from the reset state with the VDD monitor enabled. Writing a logic '1' to the PORSF flag when the VDD monitor is enabled does not cause a system reset.

### 9.3. External Reset

The external /RST pin provides a means for external circuitry to force the device into a reset state. Asserting an active-low signal on the /RST pin generates a reset; an external pull-up and/or decoupling of the /RST pin may be necessary to avoid erroneous noise-induced resets. See Table 9.2 for complete /RST pin specifications. The PINRSF flag (RSTSRC.0) is set on exit from an external reset.

### 9.4. Missing Clock Detector Reset

The Missing Clock Detector (MCD) is a one-shot circuit that is triggered by the system clock. If the system clock remains high or low for more than 100  $\mu$ s, the one-shot will time out and generate a reset. After a MCD reset, the MCDRSF flag (RSTSRC.2) will read '1', signifying the MCD as the reset source; otherwise, this bit reads '0'. Writing a '1' to the MCDRSF bit enables the Missing Clock Detector; writing a '0' disables it. The state of the /RST pin is unaffected by this reset.

### 9.5. Comparator0 Reset

Comparator0 can be configured as a reset source by writing a '1' to the CORSEF flag (RSTSRC.5). Comparator0 should be enabled and allowed to settle prior to writing to CORSEF to prevent any turn-on chatter on the output from generating an unwanted reset. The Comparator0 reset is active-low: if the non-inverting input voltage (on CP0+) is less than the inverting input voltage (on CP0-), the device is put into the reset state. After a Comparator0 reset, the CORSEF flag (RSTSRC.5) will read '1' signifying Comparator0 as the reset source; otherwise, this bit reads '0'. The state of the /RST pin is unaffected by this reset.

### 9.6. PCA Watchdog Timer Reset

The programmable Watchdog Timer (WDT) function of the Programmable Counter Array (PCA) can be used to prevent software from running out of control during a system malfunction. The PCA WDT function can be enabled or disabled by software as described in Section "16.3. Watchdog Timer Mode" on page 154; the WDT is enabled and clocked by SYSCLK / 12 following any reset. If a system malfunction prevents user software from updating the WDT, a reset is generated and the WDTRSF bit (RSTSRC.5) is set to '1'. The state of the /RST pin is unaffected by this reset.

### 9.7. FLASH Error Reset

If a FLASH read/write/erase or program read targets an illegal address, a system reset is generated. This may occur due to any of the following:

- A FLASH write or erase is attempted above user code space. This occurs when PSWE is set to '1' and a MOVX operation is attempted above the user code space address limit.
- A FLASH read is attempted above user code space. This occurs when a MOVC operation is attempted above the user code space address limit.
- A Program read is attempted above user code space. This occurs when user code attempts to branch to an address above the user code space address limit.

Device	User Code Space Address Limit
C8051F300/1/2/3	0x1DFF
C8051F304	0x0FFF

#### Table 9.1. User Code Space Address Limits

C8051F300/1/2/3 C8051F304/5



### Table 9.1. User Code Space Address Limits

	<u> </u>
Device	User Code Space Address Limit
C8051F305	0x07FF

The FERROR bit (RSTSRC.6) is set following a FLASH error reset. The state of the /RST pin is unaffected by this reset.

### 9.8. Software Reset

Software may force a reset by writing a '1' to the SWRSF bit (RSTSRC.4). The SWRSF bit will read '1' following a software forced reset. The state of the /RST pin is unaffected by this reset.

Table 9.2. Reset Electrical	Characteristics
-----------------------------	-----------------


-40°C to +85°C unless otherwise specified.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
/RST Output Low Voltage	$I_{OL} = 8.5 \text{ mA}, \text{VDD} = 2.7 \text{ V to } 3.6 \text{ V}$			0.6	V
/RST Input High Voltage		0.7 x VDD			V
/RST Input Low Voltage				0.3 x VDD	
/RST Input Leakage Current	/RST = 0.0 V		25	40	μA
VDD POR Threshold (V <sub>RST</sub> )		2.40	2.55	2.70	V
Missing Clock Detector Timeout	Time from last system clock rising edge to reset initiation	100	220	500	μs
Reset Time Delay	Delay between release of any reset source and code execution at location 0x0000	5.0			μs
Minimum /RST Low Time to Generate a System Reset		15			μs



# Figure 9.3. RSTSRC: Reset Source Register

R	R	R/W	R/W	R	R/W	R/W	R	Reset Value
-	FERROR	CORSEF	SWRSF	WDTRSF	MCDRSF	PORSF	PINRSF	Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xEF
(Note: Do	o not use read-m	odify-write	operations (	ORL, ANL)	on this regist	er)		
Bit7:	UNUSED. Re	ad = 0. Writ	e = don't ca	re.				
Bit6:	FERROR: FL	ASH Error I	ndicator.					
	0: Source of la							
	1: Source of la				se error.			
Bit5:	CORSEF: Cor	nparator0 Re	eset Enable a	and Flag.				
	Write							
	0: Comparato							
	1: Comparato	r0 is a reset s	source (activ	ve-low).				
	Read		. C					
	0: Source of la							
Bit4:	1: Source of la		-					
DII4.	SWRSF: Soft Write	wale Reset f		ag.				
	0: No Effect.							
	1: Forces a sy	stem reset						
	Read	stem reset.						
	0: Source of la	ast reset was	not a write	to the SWRS	F bit.			
	1: Source of la							
Bit3:	WDTRSF: W							
	0: Source of la	-		-				
	1: Source of la	ast reset was	a WDT tim	eout.				
Bit2:	MCDRSF: M	issing Clock	Detector Fl	ag.				
	Write:							
	0: Missing Cl	ock Detector	disabled.					
	1: Missing Cl	ock Detector	enabled; tri	ggers a reset	if a missing	clock condit	ion is detect	ed.
	Read:							
	0: Source of la			-		t.		
	1: Source of la		-		or timeout.			
Bit1:	PORSF: Powe			-				UDD
	This bit is set	• •			•	-		
	monitor reset.			•	e considered	indetermina	ite following	g the reset.
	Writing this b Write:	it enables/dis	sables the v	DD monitor.				
	0: VDD moni	tor disabled						
	1: VDD moni							
	Read:	tor enabled.						
	0: Last reset v	vas not a nov	ver-on or VI	DD monitor r	eset.			
	1: Last reset v	-				set flags inde	terminate	
Bit0:	PINRSF: HW	-			,			
	0: Source of la			n.				
	1: Source of la							
			L					





Notes



# **10. FLASH MEMORY**

On-chip, re-programmable FLASH memory is included for program code and non-volatile data storage. The FLASH memory can be programmed in-system, a single byte at a time, through the C2 interface or by software using the MOVX instruction. Once cleared to logic 0, a FLASH bit must be erased to set it back to logic 1. FLASH bytes would typically be erased (set to 0xFF) before being reprogrammed. The write and erase operations are automatically timed by hardware for proper execution; data polling to determine the end of the write/erase operation is not required. Code execution is stalled during a FLASH write/erase operation. Refer to Table 10.1 for complete FLASH memory electrical characteristics.

### 10.1. Programming The FLASH Memory

The simplest means of programming the FLASH memory is through the C2 interface using programming tools provided by Cygnal or a third party vendor. This is the only means for programming a non-initialized device. For details on the C2 commands to program FLASH memory, see Section "17. C2 Interface" on page 161.

# To ensure the integrity of FLASH contents, it is strongly recommended that the on-chip VDD Monitor be enabled in any system that includes code that writes and/or erases FLASH memory from software.

### 10.1.1. FLASH Lock and Key Functions

FLASH writes and erases by user software are protected with a lock and key function; FLASH reads by user software are unrestricted. The FLASH Lock and Key Register (FLKEY) must be written with the correct key codes, in sequence, before FLASH operations may be performed. The key codes are: 0xA5, 0xF1. The timing does not matter, but the codes must be written in order. If the key codes are written out of order, or the wrong codes are written, FLASH writes and erases will be disabled until the next system reset. FLASH writes and erases will also be disabled if a FLASH write or erase is attempted before the key codes have been written properly. The FLASH lock resets after each write or erase; the key codes must be written again before a following FLASH operation can be performed. The FLKEY register is detailed in Figure 10.3.

### 10.1.2. FLASH Erase Procedure

The FLASH memory can be programmed by software using the MOVX instruction with the address and data byte to be programmed provided as normal operands. Before writing to FLASH memory using MOVX, FLASH write operations must be enabled by: (1) setting the PSWE Program Store Write Enable bit (PSCTL.0) to logic 1 (this directs the MOVX writes to target FLASH memory); and (2) Writing the FLASH key codes in sequence to the FLASH Lock register (FLKEY). The PSWE bit remains set until cleared by software.

A write to FLASH memory can clear bits but cannot set them; only an erase operation can set bits in FLASH. A byte location to be programmed should be erased before a new value is written. The 8k byte FLASH memory is organized in 512-byte pages. The erase operation applies to an entire page (setting all bytes in the page to 0xFF). To erase an entire 512-byte page, perform the following steps:

- Step 5. Disable interrupts (recommended).
- Step 6. Set the Program Store Erase Enable bit (PSEE in the PSCTL register).
- Step 7. Set the Program Store Write Enable bit (PSWE in the PSCTL register).
- Step 8. Write the first key code to FLKEY: 0xA5.
- Step 9. Write the second key code to FLKEY: 0xF1.
- Step 10. Using the MOVX instruction, write a data byte to any location within the 512-byte page to be erased.

C8051F300/1/2/3 C8051F304/5



### 10.1.3. FLASH Write Procedure

FLASH bytes are programmed by software with the following sequence:

- Step 1. Disable interrupts (recommended).
- Step 2. Erase the 512-byte FLASH page containing the target location, as described in Section 10.1.2.
- Step 3. Set the PSWE bit in PSCTL.
- Step 4. Clear the PSEE bit in PSCTL.
- Step 5. Write the first key code to FLKEY: 0xA5.
- Step 6. Write the second key code to FLKEY: 0xF1.
- Step 7. Using the MOVX instruction, write a single data byte to the desired location within the 512-byte sector.

Steps 5-7 must be repeated for each byte to be written. After FLASH writes are complete, PSWE should be cleared so that MOVX instructions do not target program memory.

PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS					
FLASH Size	C8051F300/1/2/3	8192 <sup>†</sup>			bytes					
FLASH Size	C8051F304	4096			bytes					
FLASH Size	C8051F305	2048			bytes					
Endurance		20k	100k		Erase/Write					
Erase Cycle Time	25 MHz System Clock	10	15	20	ms					
Write Cycle Time	25 MHz System Clock	40	55	70	μs					
SYSCLK Frequency (FLASH writes from application code)		100			kHz					

### Table 10.1. FLASH Electrical Characteristics

<sup>†</sup>Note: 512 bytes at location 0x1E00 to 0x1FFF are reserved for factory use



### 10.2. Non-volatile Data Storage

The FLASH memory can be used for non-volatile data storage as well as program code. This allows data such as calibration coefficients to be calculated and stored at run time. Data is written using the MOVX instruction and read using the MOVC instruction.

### **10.3.** Security Options

The CIP-51 provides security options to protect the FLASH memory from inadvertent modification by software as well as to prevent the viewing of proprietary program code and constants. The Program Store Write Enable (bit PSWE in register PSCTL) and the Program Store Erase Enable (bit PSEE in register PSCTL) bits protect the FLASH memory from accidental modification by software. PSWE must be explicitly set to '1' before software can modify the FLASH memory; both PSWE and PSEE must be set to '1' before software can erase FLASH memory. Additional security features prevent proprietary program code and data constants from being read or altered across the C2 interface.

A security lock byte stored at the last byte of FLASH user space protects the FLASH program memory from being read or altered across the C2 interface. See Table 10.2 for the security byte description; see Figure 10.1 for a program memory map and the security byte locations for each device.

	Table 10.2. Security Byte Decoding								
Bits	Description								
7-4	Write Lock: Clearing any of these bits to logic 0 prevents all FLASH								
/-4	memory from being written or page-erased across the C2 interface								
3-0	Read/Write Lock: Clearing any of these bits to logic 0 prevents all FLASH								
5-0	memory from being read, written, or page-erased across the C2 interface.								


### Table 10.2. Security Byte Decoding

The lock bits can always be read and cleared to logic 0 regardless of the security settings.

#### Important note: The only means of removing a lock (write or read/write) once set is to erase the entire program memory space via a C2 Device Erase command.

### Figure 10.1. FLASH Program Memory Map

#### C8051F300/1/2/3



C8051F300/1/2/3 C8051F304/5

Г




# Figure 10.2. PSCTL: Program Store R/W Control


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	-	-	-	-	-	PSEE	PSWE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0x8F
Bits7-2:	UNUSED: Re	ad = 00000	0b, Write = determines determines determines de la construcción de l	on't care.				
Bit1:	PSEE: Progra	m Store Era	se Enable					
	Setting this bi	t (in combir	ation with PS	WE) allows	an entire pag	ge of FLASH	I program n	nemory to be
	erased. If this	·		/			1 0	•
	memory using	0				0	· ·	
	by the MOVX				10			
	0: FLASH pro			•				
	1: FLASH pro	-	•					
Bit0:	PSWE: Progra	0	•					
Ditto.	Setting this bi			data to the F	FI ASH prog	ram memory	using the l	MOVX
	instruction. T						, using the r	
	0: Writes to F				before writin	g uata.		
	0. writes to $r$		•					
	1: Writes to F	I ACII			MOUV :		A. EL ACIL.	




# Figure 10.3. FLKEY: FLASH Lock and Key Register



### Figure 10.4. FLSCL: FLASH Scale Register








Notes



# **11. OSCILLATORS**

C8051F300/1/2/3/4/5 devices include a programmable internal oscillator and an external oscillator drive circuit. The internal oscillator can be enabled/disabled and calibrated using the OSCICN and OSCICL registers, as shown in Figure 11.1. The system clock can be sourced by the external oscillator circuit, the internal oscillator, or a scaled version of the internal oscillator. The internal oscillator's electrical specifications are given in Table 11.1 on page 91.





### 11.1. Programmable Internal Oscillator

All C8051F300/1/2/3/4/5 devices include a programmable internal oscillator that defaults as the system clock after a system reset. The internal oscillator period can be adjusted via the OSCICL register as defined by Figure 11.2. On C8051F300/1 devices, OSCICL is factory calibrated to obtain a 24.5 MHz frequency. On C8051F302/3/4/5 devices, the oscillator frequency is a nominal 20 MHz and may vary  $\pm 20\%$  from device-to-device.

Electrical specifications for the precision internal oscillator are given in Table 11.1 on page 91. The programmed internal oscillator frequency must not exceed 25 MHz. Note that the system clock may be derived from the programmed internal oscillator divided by 1, 2, 4, or 8, as defined by the IFCN bits in register OSCICN. The divide value defaults to 8 following a reset.

C8051F304/5



# Figure 11.2. OSCICL: Internal Oscillator Calibration Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value Variable
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xB3
Bit7: Bits 6-0:	UNUSED. Re OSCICL: Inte This register c oscillator base an internal osc	ernal Oscillat calibrates the frequency.	or Calibratic internal osc On C8051F3	on Register. illator period 00/1 devices				

# Figure 11.3. OSCICN: Internal Oscillator Control Register

R/W	R/W	R/W	R	R/W	R/W	R/W	R/W	Reset Value		
-	-	-	IFRDY	CLKSL	IOSCEN	IFCN1	IFCN0	00010100		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:		
								0xB2		
Bits7-5:	UNUSED. Re	UNUSED. Read = 000b, Write = don't care.								
Bit4:	IFRDY: Inter									
	0: Internal Os	cillator is no	ot running at	programmed	frequency.					
	1: Internal Os	1: Internal Oscillator is running at programmed frequency.								
Bit3:	CLKSL: Syst	CLKSL: System Clock Source Select Bit.								
	0: SYSCLK d	lerived from	the Internal	Oscillator, ar	nd scaled as p	er the IFCN	bits.			
	1: SYSCLK d	lerived from	the External	Oscillator ci	ircuit.					
Bit2:	IOSCEN: Inte	ernal Oscilla	tor Enable B	it.						
	0: Internal Os	cillator Disa	abled.							
	1: Internal Os	cillator Ena	bled.							
Bits1-0:	IFCN1-0: Inte	ernal Oscilla	tor Frequenc	y Control Bi	ts.					
	00: SYSCLK	derived from	m Internal Os	scillator divid	led by 8.					
	01: SYSCLK	derived from	m Internal Os	scillator divid	led by 4.					
	10: SYSCLK	derived from	m Internal Os	scillator divid	led by 2.					
	11: SYSCLK	derived from	m Internal Os	cillator divid	led by 1.					



# Table 11.1. Internal Oscillator Electrical Characteristics

to e to vos e uness outerwise specified					
PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
Calibrated Internal Oscillator Frequency	C8051F300/1 devices	24	24.5	25	MHz
Uncalibrated Internal Oscillator Frequency	C8051F302/3/4/5 devices	16	20	24	MHz
Internal Oscillator Supply Current (from VDD)	OSCICN.2 = 1		450		μΑ

### 11.2. External Oscillator Drive Circuit

The external oscillator circuit may drive an external crystal, ceramic resonator, capacitor, or RC network. A CMOS clock may also provide a clock input. For a crystal or ceramic resonator configuration, the crystal/resonator must be wired across the XTAL1 and XTAL2 pins as shown in Option 1 of Figure 11.1. A 10 M $\Omega$  resistor also must be wired across the XTAL2 and XTAL1 pins for the crystal/resonator configuration. In RC, capacitor, or CMOS clock configuration, the clock source should be wired to the XTAL2 pin as shown in Option 2, 3, or 4 of Figure 11.1. The type of external oscillator must be selected in the OSCXCN register, and the frequency control bits (XFCN) must be selected appropriately (see Figure 11.4).

**Important Note on External Oscillator Usage:** Port pins must be configured when using the external oscillator circuit. When the external oscillator drive circuit is enabled in crystal/resonator mode, Port pins P0.2 and P0.3 are occupied as XTAL1 and XTAL2 respectively. When the external oscillator drive circuit is enabled in capacitor, RC, or CMOS clock mode, Port pin P0.3 is occupied as XTAL2. The Port I/O Crossbar should be configured to skip the occupied Port pins; see Section "12.1. Priority Crossbar Decoder" on page 96 for Crossbar configuration. Additionally, when using the external oscillator circuit in crystal/resonator, capacitor, or RC mode, the associated Port pins should be configured as a nalog inputs. In CMOS clock mode, the associated pin should be configured as a digital input. See Section "12.2. Port I/O Initialization" on page 98 for details on Port input mode selection.

### 11.3. System Clock Selection

The CLKSL bit in register OSCICN selects which oscillator is used as the system clock. CLKSL must be set to '1' for the system clock to run from the external oscillator; however the external oscillator may still clock peripherals (timers, PCA) when the internal oscillator is selected as the system clock. The system clock may be switched on-the-fly between the internal and external oscillator, so long as the selected oscillator is enabled and has settled. The internal oscillator requires little start-up time and may be enabled and selected as the system clock in the same write to OSCICN. External crystals and ceramic resonators typically require a start-up time before they are settled and ready for use as the system clock. The Crystal Valid Flag (XTLVLD in register OSCXCN) is set to '1' by hardware when the external oscillator is settled. To avoid reading a false XTLVLD, in crystal mode software should delay at least 1 ms between enabling the external oscillator and checking XTLVLD. RC and C modes typically require no startup time.

C8051F300/1/2/3 C8051F304/5



## Figure 11.4. OSCXCN: External Oscillator Control Register

_	- /			_						
R XTLVL	R/W	R/W XOSCMD1	R/W	R	R/W	R/W	R/W	Reset Value 0000000		
	Bit6	Bit5	Bit4	- Bit3	XFCN2 Bit2	XFCN1 Bit1	XFCN0 Bit0	SFR Address:		
Bit7	Bito									
								0xB1		
Bit7:	XTIVI D. Cr	vetal Occillat	or Valid Flag	r						
Dit/.		XTLVLD: Crystal Oscillator Valid Flag. Read only when XOSCMD = 11x.)								
	0: Crystal Os		· · · · · ·	et stable						
	1: Crystal Os		•							
Bits6-4:	XOSCMD2-0		-							
	00x: External	Oscillator ci	rcuit off.							
	010: External	CMOS Cloc	k Mode.							
	011: External	CMOS Cloc	k Mode with	divide by 2	stage.					
	100: RC Osci									
	101: Capacito			vide by 2 st	age.					
	110: Crystal (									
D'/2	111: Crystal (			• •	<b>.</b>					
Bit3:	RESERVED. XFCN2-0: Ex				):+-					
Bits2-0:	000-111: See		ator rrequent	cy Control I	ons.					
	XFCN		OSCMD = 1	1x) RC (.	XOSCMD =	10x) C	(XOSCMD			
	000		≦32kHz		$f \le 25 kHz$		K Factor =			
	001		$< f \le 84 kHz$		$Hz < f \le 50k$		K Factor =			
	010		$< f \le 225 kHz$		$Hz < f \le 100$		K Factor = 7.7			
	011		< f ≤ 590kHz		$Hz < f \le 200$		K Factor =			
	100		< f ≤ 1.5MH		$Hz < f \le 400$		K Factor =			
	101		$z < f \le 4MHz$		$Hz < f \le 800$		K Factor =			
	110		$< f \le 10MHz$		$Hz < f \le 1.6$		K Factor =			
	111	10MHz	$< f \le 30 MHz$	z 1.6M	$Hz < f \le 3.2$	MHz	K Factor $= 1$	1590		
CRYSTA	L MODE (Cir	cuit from Fig	ure 11.1, Opt	tion 1; XOS	CMD = 11x	)				
	Choose XFC	0	· 1		,					
RC MOD	<b>E</b> (Circuit from	-	-		10x)					
	Choose XFC		-	y range:						
	$f = 1.23(10^3)$									
	f = frequency		ı in MHz							
	C = capacitor									
	R = Pull-up re	esistor value	in kΩ							
C MODE	C (Circuit from	Figura 11 1	Ontion 2. VO	SCMD = 1	)v)					
CNODE	Choose K Fac	-	÷ .		· ·					
	$\mathbf{f} = \mathbf{K}\mathbf{F} / (\mathbf{C} *$			ii iicqueiicy	aconcu.					
	f = frequency									
	C = capacitor			ρF						
	VDD = Powe									
		** *								



### 11.4. External Crystal Example

If a crystal or ceramic resonator is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 11.1, Option 1. The External Oscillator Frequency Control value (XFCN) should be chosen from the Crystal colum of the table in Figure 11.4 (OSCXCN register). For example, an 11.0592 MHz crystal requires an XFCN setting of 111b.

When the crystal oscillator is first enabled, the oscillator amplitude detection circuit requires a settling time to achieve proper bias. Introducing a delay of 1 ms between enabling the oscillator and checking the XTLVLD bit will prevent a premature switch to the external oscillator as the system clock. Switching to the external oscillator before the crystal oscillator has stabilized can result in unpredictable behavior. The recommended procedure is:

Step 1. Enable the external oscillator.
Step 2. Wait at least 1 ms.
Step 3. Poll for XTLVLD => '1'.
Step 4. Switch the system clock to the external oscillator.

**Important Note on External Crystals:** Crystal oscillator circuits are quite sensitive to PCB layout. The crystal should be placed as close as possible to the XTAL pins on the device. The traces should be as short as possible and shielded with ground plane from any other traces which could introduce noise or interference.

### **11.5.** External RC Example

If an RC network is used as an external oscillator source for the MCU, the circuit should be configured as shown in Figure 11.1, Option 2. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, first select the RC network value to produce the desired frequency of oscillation. If the frequency desired is 100 kHz, let  $R = 246 \text{ k}\Omega$  and C = 50 pF:

 $f = 1.23(10^3) / RC = 1.23(10^3) / [246 * 50] = 0.1 MHz = 100 kHz$ 

Referring to the table in Figure 11.4, the required XFCN setting is 010b.

### 11.6. External Capacitor Example


If a capacitor is used as an external oscillator for the MCU, the circuit should be configured as shown in Figure 11.1, Option 3. The capacitor should be no greater than 100 pF; however for very small capacitors, the total capacitance may be dominated by parasitic capacitance in the PCB layout. To determine the required External Oscillator Frequency Control value (XFCN) in the OSCXCN Register, select the capacitor to be used and find the frequency of oscillation from the equations below. Assume VDD = 3.0 V and C = 50 pF:

 $\label{eq:f} \begin{array}{l} f=KF \ / \ ( \ C \ * \ VDD \ )=KF \ / \ ( \ 50 \ * \ 3 \ ) \ MHz \\ f=KF \ / \ 150 \ MHz \end{array}$ 

If a frequency of roughly 150 kHz is desired, select the K Factor from the table in Figure 11.4 as KF = 22:

 $f\,{=}\,22$  /  $150\,{=}\,0.146$  MHz, or 146 kHz

Therefore, the XFCN value to use in this example is 011b.





Notes



# **12. PORT INPUT/OUTPUT**

Digital and analog resources are available through a byte-wide digital I/O Port, Port0. Each of the Port pins can be defined as general-purpose I/O (GPIO), analog input, or assigned to one of the internal digital resources as shown in Figure 12.3. The designer has complete control over which functions are assigned, limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corresponding Port latch, regardless of the Crossbar settings.

The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder (Figure 12.3 and Figure 12.4). The registers XBR0, XBR1, and XBR2, defined in Figure 12.5, Figure 12.6, and Figure 12.7 are used to select internal digital functions.

All Port I/Os are 5 V tolerant (refer to Figure 12.2 for the Port cell circuit). The Port I/O cells are configured as either push-pull or open-drain in the Port0 Output Mode register (P0MDOUT). Complete Electrical Specifications for Port I/O are given in Table 12.1 on page 102.





Figure 12.1. Port I/O Functional Block Diagram






C8051F300/1/2/3 C8051F304/5



### 12.1. Priority Crossbar Decoder

The Priority Crossbar Decoder (Figure 12.3) assigns a priority to each I/O function, starting at the top with UART0. When a digital resource is selected, the least-significant unassigned Port pin is assigned to that resource (excluding UART0, which is always at pins 4 and 5). If a Port pin is assigned, the Crossbar skips that pin when assigning the next selected resource. Additionally, the Crossbar will skip Port pins whose associated bits in the XBR0 register are set. The XBR0 register allows software to skip Port pins that are to be used for analog input or GPIO.

**Important Note on Crossbar Configuration:** If a Port pin is claimed by a peripheral without use of the Crossbar, its corresponding XBR0 bit should be set. This applies to P0.0 if VREF is enabled, P0.3 and/or P0.2 if the external oscillator circuit is enabled, P0.6 if the ADC is configured to use the external conversion start signal (CNVSTR), and any selected ADC or Comparator inputs. The Crossbar skips selected pins as if they were already assigned, and moves to the next unassigned pin. Figure 12.3 shows the Crossbar Decoder priority with no Port pins skipped (XBR0 = 0x00); Figure 12.4 shows the Crossbar Decoder priority with pins 6 and 2 skipped (XBR0 = 0x44).



## Figure 12.3. Crossbar Priority Decoder with XBR0 = 0x00



Port pin potentially available to peripheral

**SF Signals** Special Function Signals are not assigned by the crossbar. When these signals are enabled, the CrossBar must be manually configured to skip their corresponding port pins. Note: x1 refers to the XTAL1 signal; x2 refers to the XTAL2 signal.






Figure 12.4. Crossbar Priority Decoder with XBR0 = 0x44

Registers XBR1 and XBR2 are used to assign the digital I/O resources to the physical I/O Port pins. Note that when the SMBus is selected, the Crossbar assigns both pins associated with the SMBus (SDA and SCL). Either or both of the UART signals may be selected by the Crossbar. UART0 pin assignments are fixed for bootloading purposes: when UART TX0 is selected, it is always assigned to P0.4; when UART RX0 is selected, it is always assigned to P0.5. Standard Port I/Os appear contiguously after the prioritized functions have been assigned. For example, if assigned functions that take the first 3 Port I/O (P0.[2:0]), 5 Port I/O are left for analog or GPIO use.

C8051F300/1/2/3 C8051F304/5



### **12.2.** Port I/O Initialization

Port I/O initialization consists of the following steps:

- Step 1. Select the input mode (analog or digital) for all Port pins, using the Port0 Input Mode register (P0MDIN).
- Step 2. Select the output mode (open-drain or push-pull) for all Port pins, using the Port0 Output Mode register (P0MDOUT).
- Step 3. Set XBR0 to skip any pins selected as analog inputs or special functions.
- Step 4. Assign Port pins to desired peripherals.
- Step 5. Enable the Crossbar.

All Port pins must be configured as either analog or digital inputs. Any pins to be used as Comparator or ADC inputs should be configured as an analog inputs. When a pin is configured as an analog input, its weak pull-up, digital driver, and digital receiver is disabled. This process saves power and reduces noise on the analog input. Pins configured as digital inputs may still be used by analog peripherals; however this practice is not recommended.

Additionally, all analog input pins should be configured to be skipped by the Crossbar (accomplished by setting the associated bits in XBR0). Port input mode is set in the P0MDIN register, where a '1' indicates a digital input, and a '0' indicates an analog input. All pins default to digital inputs on reset. See Figure 12.9 for the P0MDIN register details.

The output driver characteristics of the I/O pins are defined using the Port0 Output Mode register P0MDOUT (see Figure 12.10). Each Port Output driver can be configured as either open drain or push-pull. This selection is required even for the digital resources selected in the XBRn registers, and is not automatic. The only exception to this is the SMBus (SDA, SCL) pins, which are configured as open-drain regardless of the P0MDOUT settings. When the WEAKPUD bit in XBR2 is '0', a weak pull-up is enabled for all Port I/O configured as open-drain. WEAKPUD does not affect the push-pull Port I/O. Furthermore, the weak pull-up is turned off on an open-drain output that is driving a '0' to avoid unnecessary power dissipation.

Registers XBR0, XBR1 and XBR2 must be loaded with the appropriate values to select the digital I/O functions required by the design. Setting the XBARE bit in XBR2 to '1' enables the Crossbar. Until the Crossbar is enabled, the external pins remain as standard digital inputs (output drivers disabled) regardless of the XBRn Register settings. For given XBRn Register settings, one can determine the I/O pin-out using the Priority Decode Table; as an alternative, the Configuration Wizard utility of the Cygnal IDE software will determine the Port I/O pin-assignments based on the XBRn Register settings.



# Figure 12.5. XBR0: Port I/O Crossbar Register 0

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
-	XSKP6	XSKP5	XSKP4	XSKP3	XSKP2	XSKP1	XSKP0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
								0xE1
Bit7:	UNUSED. Read = 0b; Write = don't care.							
Bits6-0:	XSKP[6:0]: C	rossbar Skip	Enable Bits					
	These bits sele	ect Port pins	to be skipped	d by the Cros	sbar Decode	r. Port pins u	sed as analog	g inputs (for
	ADC or Comparator) or used as special functions (VREF input, external oscillator circuit, CNVSTR							
	ADC of Com	Jarator) or u	seu as specia	i iunenons (	, iter input,	external 050	mator eneur	i, chi offic
	input) should	. /	-	· · · · · · · · · · · · · · · · · · ·	, iter input,	external ose		i, envorit
		be skipped b	y the Crossb	ar.		external 050		i, envork

# Figure 12.6. XBR1: Port I/O Crossbar Register 1

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
PC	CA0ME	CP0AOEN	CP0OEN	SYSCKE	SMB0OEN	URX0EN	UTX0EN	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xE2
Bits7-6:	PCA0ME: PC							
	00: All PCA		-	ns.				
	01: CEX0 rou	1						
	10: CEX0, Cl		-					
	11: CEX0, CI			-				
Bit5:	CP0AOEN: C				nable			
	0: Asynchron			-				
	1: Asynchron		-					
Bit4:	CP0OEN: Co			e				
	0: CP0 unava		pin.					
	1: CP0 routed	-						
Bit3:	SYSCKE: /S	-						
	0: /SYSCLK		1					
	1:/SYSCLK		1					
Bit2:	SMB0OEN: S							
	0: SMBus I/C		-					
	1: SDA, SCL		1					
Bit1:	URX0EN: UA							
	0: UART RX		-					
	1: UART RX		1					
Bit0:	UTX0EN: UA							
	0: UART TX							
	1: UART TX	0 routed to Po	ort pin P0.4.					

C8051F300/1/2/3 C8051F304/5



Figure 12.7.	. XBR2: Port I/	O Crossbar	Register 2
115ul 0 12./		O CIUSSUAI	Itegister #


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
WEAKP	UD XBARE	-	-	-	T1E	T0E	ECIE	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xE3
Bit7:	WEAKPUD: P	ort I/O Wea	k Pull-up Di	sable.				
	0: Weak Pull-u		-		O are config	ured as push	-pull).	
	1: Weak Pull-u	-			e	-	• /	
Bit6:	XBARE: Cross	sbar Enable.						
	0: Crossbar dis	abled.						
	1: Crossbar ena	abled.						
Bits5-3:	UNUSED: Rea	ad=000b. Wi	rite = don't c	are.				
Bit2:	T1E: T1 Enabl							
	0: T1 unavaila	-	n.					
	1: T1 routed to	-						
Bit1:	T0E: T0 Enabl							
	0: T0 unavaila	-	n.					
Dia	1: T0 routed to	-	· <b>F</b> 11					
Bit0:	ECIE: PCA0 C	-						
	0: ECI unavail	-	51n.					
	1: ECI routed t	o Port pin.						




# 12.3. General Purpose Port I/O

Port pins that remain unassigned by the Crossbar and are not used by analog peripherals can be used for general purpose I/O. Port0 is accessed through a corresponding special function register (SFR) that is both byte addressable and bit addressable. When writing to a Port, the value written to the SFR is latched to maintain the output data value at each pin. When reading, the logic levels of the Port's input pins are returned regardless of the XBRn settings (i.e., even when the pin is assigned to another signal by the Crossbar, the Port register can always read its corresponding Port I/O pin). The exception to this is the execution of the read-modify-write instructions. The read-modify-write instructions when operating on a Port SFR are the following: ANL, ORL, XRL, JBC, CPL, INC, DEC, DJNZ and MOV, CLR or SET, when the destination is an individual bit in a Port SFR. For these instructions, the value of the register (not the pin) is read, modified, and written back to the SFR.

### Figure 12.8. P0: Port0 Register



### Figure 12.9. POMDIN: Port0 Input Mode Register



C8051F300/1/2/3

C8051F304/5

CYGNAL

### Figure 12.10. P0MDOUT: Port0 Output Mode Register




 Table 12.1. Port I/O DC Electrical Characteristics

 VDD = 2.7 to 3.6V, -40°C to +85°C unless otherwise specified

PARAMETERS	CONDITIONS	MIN	ТҮР	MAX	UNITS
	$I_{OH} = -3mA$ , Port I/O push-pull	VDD-0.7			
Output High Voltage	$I_{OH} = -10 \mu A$ , Port I/O push-pull	VDD-0.1			V
	I <sub>OH</sub> = -10mA, Port I/O push-pull		VDD-0.8		
	$I_{OL} = 8.5 \text{mA}$			0.6	
Output Low Voltage	$I_{OL} = 10 \mu A$			0.1	V
	$I_{OL} = 25 mA$		1.0		
Input High Voltage		2.0			V
Input Low Voltage				0.8	V
Input Leakage Current	Weak Pull-up Off			±1	A
Input Leakage Current	Weak Pull-up On, $V_{IN} = 0 V$		25	40	μA



# 13. SMBUS

The SMBus I/O interface is a two-wire, bi-directional serial bus. The SMBus is compliant with the System Management Bus Specification, version 1.1, and compatible with the  $I^2C$  serial bus. Reads and writes to the interface by the system controller are byte oriented with the SMBus interface autonomously controlling the serial transfer of the data. Data can be transferred at up to 1/10th of the system clock operating as master or slave (this can be faster than allowed by the SMBus specification, depending on the system clock used). A method of extending the clock-low duration is available to accommodate devices with different speed capabilities on the same bus.

The SMBus interface may operate as a master and/or slave, and may function on a bus with multiple masters. The SMBus provides control of SDA (serial data), SCL (serial clock) generation and synchronization, arbitration logic, and START/STOP control and generation. Three SFRs are associated with the SMBus: SMB0CF configures the SMBus; SMB0CN controls the status of the SMBus; and SMB0DAT is the data register, used for both transmitting and receiving SMBus data and slave addresses.




Figure 13.1. SMBus Block Diagram



### 13.1. Supporting Documents

It is assumed the reader is familiar with or has access to the following supporting documents:

- 1. The I<sup>2</sup>C-Bus and How to Use It (including specifications), Philips Semiconductor.
- 2. The I<sup>2</sup>C-Bus Specification -- Version 2.0, Philips Semiconductor.
- 3. System Management Bus Specification -- Version 1.1, SBS Implementers Forum.

### 13.2. SMBus Configuration

Figure 13.2 shows a typical SMBus configuration. The SMBus specification allows any recessive voltage between 3.0 V and 5.0 V; different devices on the bus may operate at different voltage levels. The bi-directional SCL (serial clock) and SDA (serial data) lines must be connected to a positive power supply voltage through a pull-up resistor or similar circuit. Every device connected to the bus must have an open-drain or open-collector output for both the SCL and SDA lines, so that both are pulled high (recessive state) when the bus is free. The maximum number of devices on the bus is limited only by the requirement that the rise and fall times on the bus not exceed 300 ns and 1000 ns, respectively.




Figure 13.2. Typical SMBus Configuration



## 13.3. SMBus Operation

Two types of data transfers are possible: data transfers from a master transmitter to an addressed slave receiver (WRITE), and data transfers from an addressed slave transmitter to a master receiver (READ). The master device initiates both types of data transfers and provides the serial clock pulses on SCL. The SMBus interface may operate as a master or a slave, and multiple master devices on the same bus are supported. If two or more masters attempt to initiate a data transfer simultaneously, an arbitration scheme is employed with a single master always winning the arbitration. Note that it is not necessary to specify one device as the Master in a system; any device that transmits a START and a slave address becomes the master for the duration of that transfer.

A typical SMBus transaction consists of a START condition followed by an address byte (Bits7-1: 7-bit slave address; Bit0: R/W direction bit), one or more bytes of data, and a STOP condition. Each byte that is received (by a master or slave) must be acknowledged (ACK) with a low SDA during a high SCL (see Figure 13.3). If the receiving device does not ACK, the transmitting device will read a NACK (not acknowledge), which is a high SDA during a high SCL.

The direction bit (R/W) occupies the least-significant bit position of the address byte. The direction bit is set to logic 1 to indicate a "READ" operation and cleared to logic 0 to indicate a "WRITE" operation.

All transactions are initiated by a master, with one or more addressed slave devices as the target. The master generates the START condition and then transmits the slave address and direction bit. If the transaction is a WRITE operation from the master to the slave, the master transmits the data a byte at a time waiting for an ACK from the slave at the end of each byte. For READ operations, the slave transmits the data waiting for an ACK from the master at the end of each byte. At the end of the data transfer, the master generates a STOP condition to terminate the transaction and free the bus. Figure 13.3 illustrates a typical SMBus transaction.




Figure 13.3. SMBus Transaction

### 13.3.1. Arbitration

A master may start a transfer only if the bus is free. The bus is free after a STOP condition or after the SCL and SDA lines remain high for a specified time (see Section "13.3.4. SCL High (SMBus Free) Timeout" on page 106). In the event that two or more devices attempt to begin a transfer at the same time, an arbitration scheme is employed to force one master to give up the bus. The master devices continue transmitting until one attempts a HIGH while the other transmits a LOW. Since the bus is open-drain, the bus will be pulled LOW. The master attempting the HIGH will detect a LOW SDA and lose the arbitration. The winning master continues its transmission without interruption; the losing master becomes a slave and receives the rest of the transfer if addressed. This arbitration scheme is non-destructive: one device always wins, and no data is lost.

C8051F300/1/2/3 C8051F304/5



#### 13.3.2. Clock Low Extension

SMBus provides a clock synchronization mechanism, similar to  $I^2C$ , which allows devices with different speed capabilities to coexist on the bus. A clock-low extension is used during a transfer in order to allow slower slave devices to communicate with faster masters. The slave may temporarily hold the SCL line LOW to extend the clock low period, effectively decreasing the serial clock frequency.

### 13.3.3. SCL Low Timeout

If the SCL line is held low by a slave device on the bus, no further communication is possible. Furthermore, the master cannot force the SCL line high to correct the error condition. To solve this problem, the SMBus protocol specifies that devices participating in a transfer must detect any clock cycle held low longer than 25 ms as a "timeout" condition. Devices that have detected the timeout condition must reset the communication no later than 10 ms after detecting the timeout condition.

When the SMBTOE bit in SMB0CF is set, Timer 2 is used to detect SCL low timeouts. Timer 2 is forced to reload when SCL is high, and allowed to count when SCL is low. With Timer 2 enabled and configured to overflow after 25 ms (and SMBTOE set), the Timer 2 interrupt service routine can be used to reset (disable and re-enable) the SMBus in the event of an SCL low timeout. Timer 2 configuration details can be found in Section "15.2. Timer 2" on page 141.

### 13.3.4. SCL High (SMBus Free) Timeout

The SMBus specification stipulates that if the SCL and SDA lines remain high for more that  $50 \ \mu$ s, the bus is designated as free. When the SMBFTE bit in SMB0CF is set, the bus will be considered free if SCL and SDA remain high for more than 10 SMBus clock source periods. If the SMBus is waiting to generate a Master START, the START will be generated following this timeout. Note that a clock source is required for free timeout detection, even in a slave-only implementation.



## 13.4. Using the SMBus

The SMBus can operate in both Master and Slave modes. The interface provides timing and shifting control for serial transfers; higher level protocol is determined by user software. The SMBus interface provides the following application-independent features:

- Byte-wise serial data transfers
- Clock signal generation on SCL (Master Mode only) and SDA data synchronization
- Timeout/bus error recognition, as defined by the SMB0CF configuration register
- START/STOP timing, detection, and generation
- Bus arbitration
- Interrupt generation
- Status information

SMBus interrupts are generated for each data byte or slave address that is transferred. When transmitting, this interrupt is generated after the ACK cycle so that software may read the received ACK value; when receiving data, this interrupt is generated before the ACK cycle so that software may define the outgoing ACK value. See Section "13.5. SMBus Transfer Modes" on page 115 for more details on transmission sequences.

Interrupts are also generated to indicate the beginning of a transfer when a master (START generated), or the end of a transfer when a slave (STOP detected). Software should read the SMB0CN (SMBus Control register) to find the cause of the SMBus interrupt. The SMB0CN register is described in Section "13.4.2. SMB0CN Control Register" on page 111; Table 13.4 provides a quick SMB0CN decoding reference.

SMBus configuration options include:

- Timeout detection (SCL Low Timeout and/or Bus Free Timeout)
- SDA setup and hold time extensions
- Slave event enable/disable
- Clock source selection

These options are selected in the SMB0CF register, as described in Section "13.4.1. SMBus Configuration Register" on page 108.

C8051F300/1/2/3 C8051F304/5



#### 13.4.1. SMBus Configuration Register

The SMBus Configuration register (SMB0CF) is used to enable the SMBus Master and/or Slave modes, select the SMBus clock source, and select the SMBus timing and timeout options. When the ENSMB bit is set, the SMBus is enabled for all master and slave events. Slave events may be disabled by setting the INH bit. With slave events inhibited, the SMBus interface will still monitor the SCL and SDA pins; however, the interface will NACK all received addresses and will not generate any slave interrupts. When the INH bit is set, all slave events will be inhibited following the next START (interrupts will continue for the duration of the current transfer).

SMBCS1	SMBCS0	SMBus Clock Source
0	0	Timer 0 Overflow
0	1	Timer 1 Overflow
1	0	Timer 2 High Byte Overflow
1	1	Timer 2 Low Byte Overflow

#### Table 13.1. SMBus Clock Source Selection

The SMBCS1-0 bits select the SMBus clock source, which is used only when operating as a master or when the Free Timeout detection is enabled. When operating as a master, overflows from the selected source determine the absolute minimum SCL low and high times as defined in Equation 13.1. Note that the selected clock source may be shared by other peripherals so long as the timer is left running at all times. For example, Timer 1 overflows may generate the SMBus and UART baud rates simultaneously. Timer configuration is covered in Section "15. Timers" on page 133.

### **Equation 13.1. Minimum SCL High and Low Times**


$$T_{HighMin} = T_{LowMin} = \frac{1}{f_{ClockSourceOverflow}}$$

The selected clock source should be configured to establish the minimum SCL High and Low times as per Equation 13.1. When the interface is operating as a master (and SCL is not driven or extended by any other devices on the bus), the typical SMBus bit rate is approximated by Equation 13.2.

### Equation 13.2. Typical SMBus Bit Rate

$$BitRate = \frac{f_{ClockSourceOverflow}}{3}$$

Figure 13.4 shows the typical SCL generation described by Equation 13.2. Notice that  $T_{HIGH}$  is typically twice as large as  $T_{LOW}$ . The actual SCL output may vary due to other devices on the bus (SCL may be extended low by slower slave devices, or driven low by contending master devices). The bit rate when operating as a master will never exceed the limits defined by equation 13.1.



#### Figure 13.4. Typical SMBus SCL Generation

DS004-2.2 APR 03 © 2003 Cygnal Integrated Products, Inc.



Setting the EXTHOLD bit extends the minimum setup and hold times for the SDA line. The minimum SDA setup time defines the absolute minimum time that SDA is stable before SCL transitions from low-to-high. The minimum SDA hold time defines the absolute minimum time that the current SDA value remains stable after SCL transitions from high-to-low. EXTHOLD should be set so that the minimum setup and hold times meet the SMBus Specification requirements of 250 ns and 300 ns, respectively. Table 13.2 shows the minimum setup and hold times for the two EXTHOLD settings. Setup and hold time extensions are typically necessary when SYSCLK is above 10 MHz.

EXTHOLD	Minimum SDA Setup Time	Minimum SDA Hold Time
	T <sub>low</sub> - 4 system clocks	
0	OR	3 system clocks
	1 system clock + s/w delay <sup>†</sup>	
1	11 system clocks	12 system clocks

## Table 13.2. Minimum SDA Setup and Hold Times

<sup>†</sup>Setup Time for ACK bit transmissions and the MSB of all data transfers. The s/w delay occurs between the time SMB0DAT or ACK is written and when SI is cleared. Note that if SI is cleared in the same write that defines the outgoing ACK value, s/w delay is zero.

With the SMBTOE bit set, Timer 2 should be configured to overflow after 25 ms in order to detect SCL low timeouts (see Section "13.3.3. SCL Low Timeout" on page 106). The SMBus interface will force Timer 2 to reload while SCL is high, and allow Timer 2 to count when SCL is low. The Timer 2 interrupt service routine should be used to reset SMBus communication by disabling and re-enabling the SMBus. Timer 2 configuration is described in Section "15.2. Timer 2" on page 141.

SMBus Free Timeout detection can be enabled by setting the SMBFTE bit. When this bit is set, the bus will be considered free if SDA and SCL remain high for more than 10 SMBus clock source periods (see Figure 13.4). When a Free Timeout is detected, the interface will respond as if a STOP was detected (an interrupt will be generated, and STO will be set). C8051F300/1/2/3 C8051F304/5



## Figure 13.5. SMB0CF: SMBus Clock/Configuration Register

R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	Reset Value
ENSMB	INH	BUSY	EXTHOLD	SMBTOE	SMBFTE	SMBCS1	SMBCS0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
								0xC1
Bit7:	ENSMB: SM	Bus Enable						
DII/.	This bit enabl		he SMBus in	terface Whe	en enabled t	he interface (	constantly m	onitors the
	SDA and SCI		ne stribus in		in enabled, ti		constantly in	
	0: SMBus int	•	ed.					
	1: SMBus int							
Bit6:	INH: SMBus							
	When this bit			Bus does not	generate an i	interrupt who	en slave ever	nts occur.
	This effective	-			-	-		
	0: SMBus Sla						1	
	1: SMBus Sla	we Mode inl	nibited.					
Bit5:	BUSY: SMB	us Busy Indi	cator.					
	This bit is set	to logic 1 by	/ hardware w	hen a transfe	er is in progre	ess. It is clea	red to logic	0 when a
	STOP or free	-timeout is so	ensed.					
Bit4:	EXTHOLD:	SMBus Setu	p and Hold T	ime Extensio	on Enable.			
	This bit contr		-		ording to Tab	ole 13.2.		
	0: SDA Exter	-						
	1: SDA Exter							
Bit3:	SMBTOE: SN							
	This bit enabl				-			
	while SCL is							
	to generate in	terrupts at 25	5 ms, and the	Timer 2 inte	rrupt service	e routine sho	uld reset SM	Bus commu
D	nication.							
Bit2:	SMBFTE: SN				1 10 .0	0.01 1.05		1.0
	When this bit	-		will be considered	dered free if	SCL and SL	A remain hi	igh for more
D:4-1 0.	than 10 SMB SMBCS1-SM		-	Calasti				
Bits1-0:	These two bit					apparata tha	SMDug hit	rata Tha
	selected device						SIVIDUS UIT	late. The
	selected devi		configured a		Squation 15.	1.		
	SMBCS1	SMBCS0	SMBus Cl	ock Source				
	0	0		Fimer 0 Over	rflow			
	0	1		Fimer 1 Over	rflow			
	1	0	Timer	2 High Byte	overflow			
	1	1	Timer	2 Low Byte	Overflow			



### 13.4.2. SMB0CN Control Register

SMB0CN is used to control the interface and to provide status information (see Figure 13.6). The higher four bits of SMB0CN (MASTER, TXMODE, STA, and STO) form a status vector that can be used to jump to service routines. MASTER and TXMODE indicate the master/slave state and transmit/receive modes, respectively.

The STA bit indicates that a START has been detected or generated since the last SMBus interrupt. When set to '1', the STA bit will cause the SMBus to enter Master mode and generate a START when the bus becomes free. STA is not cleared by hardware after the START is generated; it must be cleared by software.

As a master, writing the STO bit will cause the hardware to generate a STOP condition and end the current transfer after the next ACK cycle. STO is cleared by hardware after the STOP condition is generated. As a slave, STO indicates that a STOP condition has been detected since the last SMBus interrupt. STO is also used in slave mode to manage the transition from slave receiver to slave transmitter; see Section 13.5.4 for details on this procedure.

If STO and STA are both set to '1' (while in Master Mode), a STOP followed by a START will be generated.

As a receiver, writing the ACK bit defines the outgoing ACK value; as a transmitter, reading the ACK bit indicates the value received on the last ACK cycle. ACKRQ is set each time a byte is received, indicating that an outgoing ACK value is needed. When ACKRQ is set, software should write the desired outgoing value to the ACK bit before clearing SI. A NACK will be generated if software does not write the ACK bit before clearing SI. SDA will reflect the defined ACK value immediately following a write to the ACK bit; however SCL will remain low until SI is cleared. If a received slave address is not acknowledged, further slave events will be ignored until the next START is detected.

The ARBLOST bit indicates that the interface has lost an arbitration. This may occur anytime the interface is transmitting (master or slave). A lost arbitration while operating as a slave indicates a bus error condition. ARBLOST is cleared by hardware each time SI is cleared.

The SI bit (SMBus Interrupt Flag) is set at the beginning and end of each transfer, after each byte frame, or when an arbitration is lost; see Table 13.3 for more details.

**Important Note About the SI Bit:** The SMBus interface is stalled while SI is set; thus SCL is held low, and the bus is stalled until software clears SI.

Table 13.3 lists all sources for hardware changes to the SMB0CN bits. Refer to Table 13.4 for SMBus status decoding using the SMB0CN register.

C8051F300/1/2/3 C8051F304/5



## Figure 13.6. SMB0CN: SMBus Control Register

R	R	R/W	R/W	R	R	R/W	R/W	Reset Value				
MASTE	R TXMODE	STA	STO	ACKRQ	ARBLOST	ACK	SI	00000000				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:				
						(	bit addressable)	0xC0				
Bit7:	MASTER: SM											
	This read-only			SMBus is op	erating as a m	aster.						
	0: SMBus oper											
DHC	1: SMBus oper	0		1								
Bit6:	TXMODE: SMBus Transmit Mode Indicator. This read-only bit indicates when the SMBus is operating as a transmitter.											
	0: SMBus in R			SM Bus is op	erating as a tra	ansinuei.						
	1: SMBus in T											
Bit5:	STA: SMBus S		vioue.									
	Write:											
	0: No Start ger	nerated.										
	1: When opera	ting as a m	aster, a STAl	RT condition	is transmitted	l if the bus i	is free (If the	bus is not				
	free, the STAR	T is transm	itted after a S	STOP is rece	ived or a free	timeout is d	letected). If S	STA is set by				
	software as an	active Mas	ter, a repeate	ed START w	ill be generate	d after the r	next ACK cy	vcle.				
	Read:											
	0: No Start or											
D:+4.	1: Start or repe		etected.									
Bit4:	STO: SMBus S Write:	Stop Flag.										
	As a master, se	etting this h	it to '1' caus	es a STOP c	ondition to be	transmitted	l after the ne	xt ACK				
	cycle. STO is o	-					i unter the ne	At HOIL				
	As a slave, sof		•		-		o Slave Tran	smitter				
	mode. See Sec		-		8							
	Read:											
	0: No Stop cor											
	1: Stop conditi				nding (if in M	laster Mode	:).					
Bit3:	ACKRQ: SMI		0 1			1. 1	1 .1 .1					
	This read-only				s has received	a byte and	needs the A	CK bit to be				
Bit2:	written with th ARBLOST: SI		1									
DIL2.	This read-only				s loses arbitrat	ion while o	nerating as a	transmitter				
	A lost arbitrati						perating as a	t transmitter.				
Bit1:	ACK: SMBus				i contantion.							
	This bit define			vel and recor	ds incoming A	CK levels.	It should be	written each				
	time a byte is 1	-	-		-							
	0: A "not ackn	owledge" h	as been rece	ived (if in Ti	ansmitter Moo	de) OR will	be transmit	ted (if in				
	Receiver Mod	· · · · · · · · · · · · · · · · · · ·										
	1: An "acknow	-	been receive	ed (if in Tran	smitter Mode)	OR will be	e transmitted	(if in				
Dia	Receiver Mod	· · · · · · · · · · · · · · · · · · ·										
Bit0:	SI: SMBus Int			1141 11	са I (л. Т. 1.1 - 17		h 1 1 1					
	This bit is set l While SL is set	-				5.5. 51 must	be cleared t	by sonware.				
	While SI is set	, SUL IS ne	iu iow and th	IC SIVIDUS IS	staneu.							



		0
Bit	Set by Hardware When:	Cleared by Hardware When:
MASTER	• A START is generated.	• A STOP is generated.
MASIER		• Arbitration is lost.
	• START is generated.	• A START is detected.
TXMODE	• The SMBus interface enters transmitter mode	• Arbitration is lost.
TAMODE	(after SMB0DAT is written before the start of an	• SMB0DAT is not written before the start
	SMBus frame).	of an SMBus frame.
STA	• A START followed by an address byte is received.	• Must be cleared by software.
STO	• A STOP is detected while addressed as a slave.	• A pending STOP is generated.
510	• Arbitration is lost due to a detected STOP.	
ACKBO	• A byte has been received and an ACK response	After each ACK cycle.
ACKRQ	value is needed.	
	• A repeated START is detected as a MASTER when	• Each time SI is cleared.
	STA is low (unwanted repeated START).	
ARBLOST	• SCL is sensed low while attempting to generate a	
AKDLUSI	STOP or repeated START condition.	
	• SDA is sensed low while transmitting a '1'	
	(excluding ACK bits).	
ACK	• The incoming ACK value is low (ACKNOWL-	• The incoming ACK value is high (NOT
ACK	EDGE).	ACKNOWLEDGE).
	A START has been generated.	• Must be cleared by software.
	• Lost arbitration.	
	• A byte has been transmitted and an ACK/NACK	
SI	received.	
51	• A byte has been received.	
	• A START or repeated START followed by a slave	
	address $+ R/W$ has been received.	
	• A STOP has been received.	

## Table 13.3. Sources for Hardware Changes to SMB0CN


C8051F300/1/2/3 C8051F304/5



#### 13.4.3. Data Register

The SMBus Data register SMB0DAT holds a byte of serial data to be transmitted or one that has just been received. Software may safely read or write to the data register when the SI flag is set. Software should not attempt to access the SMB0DAT register when the SMBus is enabled and the SI flag is cleared to logic 0, as the interface may be in the process of shifting a byte of data into or out of the register.

Data in SMB0DAT is always shifted out MSB first. After a byte has been received, the first bit of received data is located at the MSB of SMB0DAT. While data is being shifted out, data on the bus is simultaneously being shifted in. SMB0DAT always contains the last data byte present on the bus. In the event of lost arbitration, the transition from master transmitter to slave receiver is made with the correct data or address in SMB0DAT.



### Figure 13.7. SMB0DAT: SMBus Data Register



## 13.5. SMBus Transfer Modes

The SMBus interface may be configured to operate as master and/or slave. At any particular time, it will be operating in one of the following four modes: Master Transmitter, Master Receiver, Slave Transmitter, or Slave Receiver. The SMBus interface enters Master Mode any time a START is generated, and remains in Master Mode until it loses arbitration or generates a STOP. An SMBus interrupt is generated at the end of all SMBus byte frames; however, note that the interrupt is generated before the ACK cycle when operating as a receiver, and after the ACK cycle when operating as a transmitter.

## 13.5.1. Master Transmitter Mode

Serial data is transmitted on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 0 (WRITE). The master then transmits one or more bytes of serial data. After each byte is transmitted, an acknowledge bit is generated by the slave. The transfer is ended when the STO bit is set and a STOP is generated. Note that the interface will switch to Master Receiver Mode if SMB0DAT is not written following a Master Transmitter interrupt. Figure 13.8 shows a typical Master Transmitter sequence. Two transmit data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.




Figure 13.8. Typical Master Transmitter Sequence

C8051F300/1/2/3 C8051F304/5



#### 13.5.2. Master Receiver Mode

Serial data is received on SDA while the serial clock is output on SCL. The SMBus interface generates the START condition and transmits the first byte containing the address of the target slave and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (READ). Serial data is then received from the slave on SDA while the SMBus outputs the serial clock. The slave transmits one or more bytes of serial data. After each byte is received, ACKRQ is set to '1' and an interrupt is generated. Software must write the ACK bit (SMB0CN.1) to define the outgoing acknowledge value (Note: writing a '1' to the ACK bit generates an ACK; writing a '0' generates a NACK). Software should write a '0' to the ACK bit after the last byte is received, to transmit a NACK. The interface exits Master Receiver Mode after the STO bit is set and a STOP is generated. Note that the interface will switch to Master Transmitter Mode if SMB0DAT is written while an active Master Receiver. Figure 13.9 shows a typical Master Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur **before** the ACK cycle in this mode.





Figure 13.9. Typical Master Receiver Sequence



## 13.5.3. Slave Receiver Mode

Serial data is received on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode when a START followed by a slave address and direction bit (WRITE in this case) is received. Upon entering Slave Receiver Mode, an interrupt is generated and the ACKRQ bit is set. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received slave address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, zero or more data bytes are received. Software must write the ACK bit after each received byte to ACK or NACK the received byte. The interface exits Slave Receiver Mode after receiving a STOP. Note that the interface will switch to Slave Transmitter Mode if SMB0DAT is written while an active Slave Receiver; see Section 13.5.4 for details on this procedure. Figure 13.10 shows a typical Slave Receiver sequence. Two received data bytes are shown, though any number of bytes may be received. Notice that the 'data byte transferred' interrupts occur before the ACK cycle in this mode.

### Figure 13.10. Typical Slave Receiver Sequence



C8051F300/1/2/3 C8051F304/5



#### 13.5.4. Slave Transmitter Mode

Serial data is transmitted on SDA and the clock is received on SCL. When slave events are enabled (INH = 0), the interface enters Slave Receiver Mode (to receive the slave address) when a START followed by a slave address and direction bit (READ in this case) is received. Software responds to the received slave address with an ACK, or ignores the received slave address with a NACK. If the received address is ignored, slave interrupts will be inhibited until the next START is detected. If the received slave address is acknowledged, software should write data to SMB0DAT to force the SMBus into Slave Transmitter Mode. The switch from Slave Receiver to Slave Transmitter requires software management. Software should perform the steps outlined below only when a valid slave address is received (indicated by the label "RX-to-TX Steps" in Figure 13.11).

Step 1. Set ACK to '1'.
Step 2. Write outgoing data to SMB0DAT.
Step 3. Check SMB0DAT.7; if '1', do not perform steps 4, 6 or 7.
Step 4. Set STO to '1'.
Step 5. Clear SI to '0'.
Step 6. Poll for TXMODE => '1'.
Step 7. Clear STO to '0' (must be done before the next ACK cycle).

The interface enters Slave Transmitter Mode and transmits one or more bytes of data (the above steps are only required before the first byte of the transfer). After each byte is transmitted, the master sends an acknowledge bit; if the acknowledge bit is an ACK, SMB0DAT should be written with the next data byte. If the acknowledge bit is a NACK, SMB0DAT should not be written to before SI is cleared (Note: an error condition may be generated if SMB0DAT is written following a received NACK while in Slave Transmitter Mode). The interface exits Slave Transmitter Mode after receiving a STOP. Note that the interface will switch to Slave Receiver Mode if SMB0DAT is not written following a Slave Transmitter interrupt. Figure 13.11 shows a typical Slave Transmitter sequence. Two transmitted data bytes are shown, though any number of bytes may be transmitted. Notice that the 'data byte transferred' interrupts occur **after** the ACK cycle in this mode.





Figure 13.11. Typical Slave Transmitter Sequence





### 13.6. SMBus Status Decoding

The current SMBus status can be easily decoded using the SMB0CN register. In the table below, STATUS VECTOR refers to the four upper bits of SMB0CN: MASTER, TXMODE, STA, and STO. Note that the shown response options are only the typical responses; application-specific procedures are allowed as long as they conform with the SMBus specification. Highlighted responses are allowed but do not conform to the SMBus specification.

	VALU	JES	REA	D				ALUI RITT				
MODE	STATUS VECTOR	ACKRQ	ARBLOST	ACK	CURRENT SMBUS STATE	TYPICAL RESPONSE OPTIONS	<b>YTA</b>	OLS	ACK			
	1110	0	0	Х	A master START was generated.	Load slave address + R/W into SMB0DAT.	0	0	Х			
X		0	0	0	A master data or address byte was	Set STA to restart transfer.	1	0	Х			
H.L.		Ŭ	Ŭ	Ŭ	transmitted; NACK received.	Abort transfer.	0	1	Х			
MASTER TRANSMITTER						Load next data byte into SMB0DAT	0	0	Х			
RA	1100					End transfer with STOP	0	1	Х			
TER 1	1100	0	0	1	A master data or address byte was transmitted; ACK received.	End transfer with STOP and start another transfer.	1	1	X			
IAS	MAS					Send repeated START	1	0	Х			
2						Switch to Master Receiver Mode (clear SI without writing new data to SMB0DAT).	0	0	x			
						Acknowledge received byte; Read SMB0DAT.	0	0	1			
						Send NACK to indicate last byte, and send STOP.	0	1	0			
ER									Send NACK to indicate last byte, and send STOP followed by START.	1	1	0
ECEIV					A master data byte was received;	Send ACK followed by repeated START.	1	0	1			
MASTER RECEIVER	1000	1	0	Х	ACK requested.	Send NACK to indicate last byte, and send repeated START.	1	0	0			
MAS						Send ACK and switch to Mas- ter Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	1			
						Send NACK and switch to Master Transmitter Mode (write to SMB0DAT before clearing SI).	0	0	0			

## Table 13.4. SMBus Status Decoding

C8051F300/1/2/3 C8051F304/5




Table 13.4. SMBu	s Status Decoding
------------------	-------------------

e)	VALUES READ						VALUES WRITTEN		
MODH	MODE STATUS VECTOR ACKRQ ARBLOST ACK		ACK	CURRENT SMBUS STATE	TYPICAL RESPONSE OPTIONS	STA	STO	ACK	
ITER	0 0 0 0 0 1 0 1 X 0 0 1 X X 0 0 0 0 1 X 0 0 0 0		0	A slave byte was transmitted; NACK received.	No action required (expecting STOP condition).	0	0	х	
IWSN			1	A slave byte was transmitted; ACK received.	Load SMB0DAT with next data byte to transmit.	0	0	Х	
			X	A Slave byte was transmitted; error detected.	No action required (expecting Master to end transfer).	0	0	х	
SLAVI			X	A STOP was detected while an addressed Slave Transmitter.	No action required (transfer complete).	0	0	Х	



## Table 13.4. SMBus Status Decoding

	VALU	JES	REA	D				ALU RITT	
MODE	STATUS VECTOR	ACKRQ	ARBLOST	ACK	CURRENT SMBUS STATE	TYPICAL RESPONSE OPTIONS	STA	STO	ACK
						Acknowledge received address (received slave address match, R/W bit = READ).	0	0	1
		1	0	x	A slave address was received; ACK	Do not acknowledge received address.	0	0	0
	0010	1			requested.	Acknowledge received address, and switch to transmitter mode (received slave address match, R/W bit = WRITE); see Section 13.5.4 for procedure.	0	0	1
						Acknowledge received address (received slave address match, R/W bit = READ).	0	0	1
						Do not acknowledge received address.	0	0	0
SLAVE RECEIVER		1	1	X	Lost arbitration as master; slave address received; ACK requested.	Acknowledge received address, and switch to transmitter mode (received slave address match, R/W bit = WRITE); see Section 13.5.4 for procedure.	0	0	1
SLAVE F						Reschedule failed transfer; do not acknowledge received address	1	0	0
	0010	0	1	X	Lost arbitration while attempting a	Abort failed transfer.	0	0	Х
	0010	v	1		repeated START.	Reschedule failed transfer.	1	0	Х
		1	1	X	Lost arbitration while attempting a STOP.	No action required (transfer complete/aborted).	0	0	0
	0001	0	0	X	A STOP was detected while an addressed slave receiver.	No action required (transfer complete).	0	0	X
		0	1	X	Lost arbitration due to a detected	Abort transfer.	0	0	Х
					STOP.	Reschedule failed transfer.	1	0	Х
		1	0	x	A slave byte was received; ACK	Acknowledge received byte; Read SMB0DAT.	0	0	1
	0000	1	0	Λ	requested.	Do not acknowledge received byte.	0	0	0
		1	1	X	Lost arbitration while transmitting a	Abort failed transfer.	0	0	0
					data byte as master.	Reschedule failed transfer.	1	0	0





Notes




## **14. UART0**

UART0 is an asynchronous, full duplex serial port offering modes 1 and 3 of the standard 8051 UART. Enhanced baud rate support allows a wide range of clock sources to generate standard baud rates (details in Section "14.1. Enhanced Baud Rate Generation" on page 124). Received data buffering allows UART0 to start reception of a second incoming data byte before software has finished reading the previous data byte.

UART0 has two associated SFRs: Serial Control Register 0 (SCON0) and Serial Data Buffer 0 (SBUF0). The single SBUF0 location provides access to both transmit and receive registers. Reading SBUF0 accesses the buffered Receive register; writing SBUF0 accesses the Transmit register.

With UART0 interrupts enabled, an interrupt is generated each time a transmit is completed (TI0 is set in SCON0), or a data byte has been received (RI0 is set in SCON0). The UART0 interrupt flags are not cleared by hardware when the CPU vectors to the interrupt service routine. They must be cleared manually by software, allowing software to determine the cause of the UART0 interrupt (transmit complete or receive complete).




## Figure 14.1. UARTO Block Diagram

C8051F300/1/2/3 C8051F304/5



### 14.1. Enhanced Baud Rate Generation

The UART0 baud rate is generated by Timer 1 in 8-bit auto-reload mode. The TX clock is generated by TL1; the RX clock is generated by a copy of TL1 (shown as RX Timer in Figure 14.2), which is not user-accessible. Both TX and RX Timer overflows are divided by two to generate the TX and RX baud rates. The RX Timer runs when Timer 1 is enabled, and uses the same reload value (TH1). However, an RX Timer reload is forced when a START condition is detected on the RX pin. This allows a receive to begin any time a START is detected, independent of the TX Timer state.




#### Figure 14.2. UART0 Baud Rate Logic

Timer 1 should be configured for Mode 2, 8-bit auto-reload (see Section "15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload" on page 135). The Timer 1 reload value should be set so that overflows will occur at two times the desired UART baud rate frequency. Note that Timer 1 may be clocked by one of five sources: SYSCLK, SYSCLK / 4, SYSCLK / 12, SYSCLK / 48, or the external oscillator clock / 8. For any given Timer 1 clock source, the UART0 baud rate is determined by Equation 14.1.

### **Equation 14.1. UARTO Baud Rate**

$$UartBaudRate = \frac{T1_{CLK}}{(256 - T1H)} \times \frac{1}{2}$$

Where  $T_{I_{CLK}}$  is the frequency of the clock supplied to Timer 1, and  $T_{IH}$  is the high byte of Timer 1 (reload value). Timer 1 clock frequency is selected as described in Section "15.2. Timer 2" on page 141. A quick reference for typical baud rates and system clock frequencies is given in Tables 14.1 through 14.6. Note that the internal oscillator may still generate the system clock when the external oscillator is driving Timer 1 (see Section "15.1. Timer 0 and Timer 1" on page 133 for more details).






## 14.2. Operational Modes

UART0 provides standard asynchronous, full duplex communication. The UART mode (8-bit or 9-bit) is selected by the S0MODE bit (SCON0.7). Typical UART connection options are shown below.

## Figure 14.3. UART Interconnect Diagram




#### 14.2.1. 8-Bit UART

8-Bit UART mode uses a total of 10 bits per data byte: one start bit, eight data bits (LSB first), and one stop bit. Data are transmitted LSB first from the TX pin and received at the RX pin. On receive, the eight data bits are stored in SBUF0 and the stop bit goes into RB80 (SCON0.2).

Data transmission begins when software writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to logic 1. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: RI0 must be logic 0, and if MCE0 is logic 1, the stop bit must be logic 1. In the event of a receive data overrun, the first received 8 bits are latched into the SBUF0 receive register and the following overrun data bits are lost.

If these conditions are met, the eight bits of data is stored in SBUF0, the stop bit is stored in RB80 and the RI0 flag is set. If these conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set. An interrupt will occur if enabled when either TI0 or RI0 is set.



### Figure 14.4. 8-Bit UART Timing Diagram

2/3 PRELIMINARY


C8051F300/1/2/3 C8051F304/5



#### 14.2.2. 9-Bit UART

9-bit UART mode uses a total of eleven bits per data byte: a start bit, 8 data bits (LSB first), a programmable ninth data bit, and a stop bit. The state of the ninth transmit data bit is determined by the value in TB80 (SCON0.3), which is assigned by user software. It can be assigned the value of the parity flag (bit P in register PSW) for error detection, or used in multiprocessor communications. On receive, the ninth data bit goes into RB80 (SCON0.2) and the stop bit is ignored.

Data transmission begins when an instruction writes a data byte to the SBUF0 register. The TI0 Transmit Interrupt Flag (SCON0.1) is set at the end of the transmission (the beginning of the stop-bit time). Data reception can begin any time after the REN0 Receive Enable bit (SCON0.4) is set to '1'. After the stop bit is received, the data byte will be loaded into the SBUF0 receive register if the following conditions are met: (1) RI0 must be logic 0, and (2) if MCE0 is logic 1, the 9th bit must be logic 1 (when MCE0 is logic 0, the state of the ninth data bit is unimportant). If these conditions are met, the eight bits of data are stored in SBUF0, the ninth bit is stored in RB80, and the RI0 flag is set to '1'. If the above conditions are not met, SBUF0 and RB80 will not be loaded and the RI0 flag will not be set to '1'. A UART0 interrupt will occur if enabled when either TI0 or RI0 is set to '1'.



#### Figure 14.5. 9-Bit UART Timing Diagram





## 14.3. Multiprocessor Communications

9-Bit UART mode supports multiprocessor communication between a master processor and one or more slave processors by special use of the ninth data bit. When a master processor wants to transmit to one or more slaves, it first sends an address byte to select the target(s). An address byte differs from a data byte in that its ninth bit is logic 1; in a data byte, the ninth bit is always set to logic 0.

Setting the MCE0 bit (SCON.5) of a slave processor configures its UART such that when a stop bit is received, the UART will generate an interrupt only if the ninth bit is logic one (RB80 = 1) signifying an address byte has been received. In the UART interrupt handler, software will compare the received address with the slave's own assigned 8-bit address. If the addresses match, the slave will clear its MCE0 bit to enable interrupts on the reception of the following data byte(s). Slaves that weren't addressed leave their MCE0 bits set and do not generate interrupts on the reception of the following data bytes, thereby ignoring the data. Once the entire message is received, the addressed slave resets its MCE0 bit to ignore all transmissions until it receives the next address byte.

Multiple addresses can be assigned to a single slave and/or a single address can be assigned to multiple slaves, thereby enabling "broadcast" transmissions to more than one slave simultaneously. The master processor can be configured to receive all transmissions or a protocol can be implemented such that the master/slave role is temporarily reversed to enable half-duplex transmission between the original master and slave(s).





C8051F300/1/2/3 C8051F304/5



R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
SOMODI		MCE0	REN0	TB80	RB80	TI0	RI0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(	bit addressable	) 0x98
D'/7	CONCODE O	· 1 D · ( 0 O	<i>·</i> • • • •	1				
Bit7:	SOMODE: Se		-					
	This bit select 0: Mode 0: 8-							
	1: Mode 1: 9-							
Bit6:	UNUSED. Re							
Bit5:	MCE0: Multi							
Bito.	The function	•			ort 0 Operat	ion Mode.		
	Mode 0: Chec							
		ogic level of	1	nored.				
		-		if stop bit is l	ogic level 1.			
	Mode 1: Mult	iprocessor C	ommunicati	ons Enable.	•			
	0: Lo	ogic level of	ninth bit is i	gnored.				
			an interrupt i	is generated	only when th	e ninth bit is	s logic 1.	
Bit4:	REN0: Receiv							
	This bit enabl			ceiver.				
	0: UART0 rec							
<b>D A</b>	1: UART0 rec	•						
Bit3:	TB80: Ninth			11 .				1 <b>1</b>
	The logic leve		-				bit UART M	lode. It is no
Bit2:	used in 8-bit U RB80: Ninth		. Set or clea	ared by sont	are as requir	rea.		
DILZ:	RB80: Ninth RB80 is assig		a of the STO	D hit in Mod	a A: it is assi	anad tha val	up of the Oth	, data hit in
	Mode 1.	neu me vaiu			c 0, it is assi	gneu me vai	lue of the 9th	i uata ult ill
Bit1:	TIO: Transmit	Interrunt Fl	ao					
Diti.	Set by hardwa	1	0	as been trans	mitted by UA	ART0 (after	the 8th bit in	8-bit UAR
	Mode, or at th				•			
	enabled, settin	0 0				/		-
	must be cleared					1		
Bit0:	RI0: Receive							
	Set to '1' by h	nardware wh	en a byte of	data has been	n received by	UARTO (se	et at the STO	P bit sam-
	pling time). W	When the UA	RT0 interrup	ot is enabled,	setting this b	oit to '1' cau	ises the CPU	to vector to
	the UART0 in							

## Figure 14.7. SCON0: Serial Port 0 Control Register



## Figure 14.8. SBUF0: Serial (UART0) Port Data Buffer Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x99
Bits7-0:	SBUF0[7:0]: This SFR acco written to SBU byte to SBUF latch.	esses two re UF0, it goes	gisters; a trar to the transn	nsmit shift reg nit shift regis	gister and a r ter and is he	ld for serial t	ransmissio	n. Writing a

C8051F304/5



## Table 14.1. Timer Settings for Standard Baud Rates Using The Internal Oscillator

			Freq	uency: 24.5 <b>I</b>	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	-0.32%	106	SYSCLK	XX	1	0xCB
L	115200	-0.32%	212	SYSCLK	XX	1	0x96
from Osc.	57600	0.15%	426	SYSCLK	XX	1	0x2B
	28800	-0.32%	848	SYSCLK / 4	01	0	0x96
YSCLk Internal	14400	0.15%	1704	SYSCLK / 12	00	0	0xB9
SYS Inte	9600	-0.32%	2544	SYSCLK / 12	00	0	0x96
$\mathbf{N}$	2400	-0.32%	10176	SYSCLK / 48	10	0	0x96
	1200	0.15%	20448	SYSCLK / 48	10	0	0x2B

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

#### Table 14.2. Timer Settings for Standard Baud Rates Using an External Oscillator

			Freq	uency: 25.0 I	MHz		
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	-0.47%	108	SYSCLK	XX	1	0xCA
а.	115200	0.45%	218	SYSCLK	XX	1	0x93
from Osc.	57600	-0.01%	434	SYSCLK	XX	1	0x27
	28800	0.45%	872	SYSCLK/4	01	0	0x93
	14400	-0.01%	1736	SYSCLK / 4	01	0	0x27
SY SCLK External	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D
- N	2400	0.45%	10464	SYSCLK / 48	10	0	0x93
	1200	-0.01%	20832	SYSCLK / 48	10	0	0x27
н.,	57600	-0.47%	432	EXTCLK / 8	11	0	0xE5
from Osc.	28800	-0.47%	864	EXTCLK / 8	11	0	0xCA
	14400	0.45%	1744	EXTCLK / 8	11	0	0x93
SYSCLK Internal	9600	0.15%	2608	EXTCLK / 8	11	0	0x5D

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.



	Frequency: 22.1184 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)	
	230400	0.00%	96	SYSCLK	XX	1	0xD0	
я.	115200	0.00%	192	SYSCLK	XX	1	0xA0	
from Osc.	57600	0.00%	384	SYSCLK	XX	1	0x40	
	28800	0.00%	768	SYSCLK / 12	00	0	0xE0	
YSCLK External	14400	0.00%	1536	SYSCLK / 12	00	0	0xC0	
SYS Ext	9600	0.00%	2304	SYSCLK / 12	00	0	0xA0	
$\sim$ $\sim$	2400	0.00%	9216	SYSCLK / 48	10	0	0xA0	
	1200	0.00%	18432	SYSCLK / 48	10	0	0x40	
U	230400	0.00%	96	EXTCLK / 8	11	0	0xFA	
. from Osc.	115200	0.00%	192	EXTCLK / 8	11	0	0xF4	
	57600	0.00%	384	EXTCLK / 8	11	0	0xE8	
YSCLK Internal	28800	0.00%	768	EXTCLK / 8	11	0	0xD0	
SYS Inte	14400	0.00%	1536	EXTCLK / 8	11	0	0xA0	
S	9600	0.00%	2304	EXTCLK / 8	11	0	0x70	

#### Table 14.3. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

	Frequency: 18.432 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)	
	230400	0.00%	80	SYSCLK	XX	1	0xD8	
а.	115200	0.00%	160	SYSCLK	XX	1	0xB0	
from Osc.	57600	0.00%	320	SYSCLK	XX	1	0x60	
	28800	0.00%	640	SYSCLK / 4	01	0	0xB0	
	14400	0.00%	1280	SYSCLK / 4	01	0	0x60	
SYSCLK External	9600	0.00%	1920	SYSCLK / 12	00	0	0xB0	
$\infty$ –	2400	0.00%	7680	SYSCLK / 48	10	0	0xB0	
	1200	0.00%	15360	SYSCLK / 48	10	0	0x60	
с	230400	0.00%	80	EXTCLK / 8	11	0	0xFB	
from Osc.	115200	0.00%	160	EXTCLK / 8	11	0	0xF6	
	57600	0.00%	320	EXTCLK / 8	11	0	0xEC	
SCLK ternal	28800	0.00%	640	EXTCLK / 8	11	0	0xD8	
SYSCLK Internal	14400	0.00%	1280	EXTCLK / 8	11	0	0xB0	
$\mathbf{x}$	9600	0.00%	1920	EXTCLK / 8	11	0	0x88	

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

C8051F304/5



	Frequency: 11.0592 MHz						
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M</b> <sup>†</sup>	Timer 1 Reload Value (hex)
	230400	0.00%	48	SYSCLK	XX	1	0xE8
ч.	115200	0.00%	96	SYSCLK	XX	1	0xD0
from Osc.	57600	0.00%	192	SYSCLK	XX	1	0xA0
$\Xi \cup$	28800	0.00%	384	SYSCLK	XX	1	0x40
YSCLK	14400	0.00%	768	SYSCLK / 12	00	0	0xE0
YS Ext	9600	0.00%	1152	SYSCLK / 12	00	0	0xD0
N H	2400	0.00%	4608	SYSCLK / 12	00	0	0x40
	1200	0.00%	9216	SYSCLK / 48	10	0	0xA0
L	230400	0.00%	48	EXTCLK / 8	11	0	0xFD
from Osc.	115200	0.00%	96	EXTCLK / 8	11	0	0xFA
$\odot$	57600	0.00%	192	EXTCLK / 8	11	0	0xF4
CL	28800	0.00%	384	EXTCLK / 8	11	0	0xE8
SYSCLK Internal	14400	0.00%	768	EXTCLK / 8	11	0	0xD0
$\mathbf{N}$	9600	0.00%	1152	EXTCLK / 8	11	0	0xB8

#### Table 14.5. Timer Settings for Standard Baud Rates Using an External Oscillator

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.

	Frequency: 3.6864 MHz							
	Target Baud Rate (bps)	Baud Rate % Error	Oscillator Divide Factor	Timer Clock Source	SCA1-SCA0 (pre-scale select) <sup>†</sup>	<b>T1M<sup>†</sup></b>	Timer 1 Reload Value (hex)	
	230400	0.00%	16	SYSCLK	XX	1	0xF8	
g .	115200	0.00%	32	SYSCLK	XX	1	0xF0	
from Osc.	57600	0.00%	64	SYSCLK	XX	1	0xE0	
	28800	0.00%	128	SYSCLK	XX	1	0xC0	
CL em	14400	0.00%	256	SYSCLK	XX	1	0x80	
SYSCLK External	9600	0.00%	384	SYSCLK	XX	1	0x40	
$\infty$ –	2400	0.00%	1536	SYSCLK / 12	00	0	0xC0	
	1200	0.00%	3072	SYSCLK / 12	00	0	0x80	
ч	230400	0.00%	16	EXTCLK / 8	11	0	0xFF	
from Osc.	115200	0.00%	32	EXTCLK / 8	11	0	0xFE	
	57600	0.00%	64	EXTCLK / 8	11	0	0xFC	
	28800	0.00%	128	EXTCLK / 8	11	0	0xF8	
SYSCLK Internal	14400	0.00%	256	EXTCLK / 8	11	0	0xF0	
$\mathbf{x}$	9600	0.00%	384	EXTCLK / 8	11	0	0xE8	

X = Don't care

<sup>†</sup>SCA1-SCA0 and T1M bit definitions can be found in Section 15.1.



## 15. TIMERS

Each MCU includes 3 counter/timers: two are 16-bit counter/timers compatible with those found in the standard 8051, and one is a 16-bit auto-reload timer for use with the ADC, SMBus, or for general purpose use. These timers can be used to measure time intervals, count external events and generate periodic interrupt requests. Timer 0 and Timer 1 are nearly identical and have four primary modes of operation. Timer 2 offers 16-bit and split 8-bit timer functionality with auto-reload.

Timer 0 and Timer 1 Modes:	Timer 2 Modes:		
13-bit counter/timer	16-bit timer with auto-reload		
16-bit counter/timer	10-bit timer with auto-reload		
8-bit counter/timer with auto-reload	Two 8-bit timers with auto-reload		
Two 8-bit counter/timers (Timer 0 only)	Two 8-on timers with auto-reload		

Timers 0 and 1 may be clocked by one of five sources, determined by the Timer Mode Select bits (T1M-T0M) and the Clock Scale bits (SCA1-SCA0). The Clock Scale bits define a pre-scaled clock from which Timer 0 and/or Timer 1 may be clocked (See Figure 15.6 for pre-scaled clock selection).

Timer 0/1 may then be configured to use this pre-scaled clock signal or the system clock. Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator clock source divided by 8.

Timer 0 and Timer 1 may also be operated as counters. When functioning as a counter, a counter/timer register is incremented on each high-to-low transition at the selected input pin. Events with a frequency of up to one-fourth the system clock's frequency can be counted. The input signal need not be periodic, but it should be held at a given level for at least two full system clock cycles to ensure the level is properly sampled.

## **15.1.** Timer 0 and Timer 1

Each timer is implemented as 16-bit register accessed as two separate bytes: a low byte (TL0 or TL1) and a high byte (TH0 or TH1). The Counter/Timer Control register (TCON) is used to enable Timer 0 and Timer 1 as well as indicate their status. Timer 0 interrupts can be enabled by setting the ET0 bit in the IE register (Section "8.3.5. Interrupt Register Descriptions" on page 70); Timer 1 interrupts can be enabled by setting the ET1 bit in the IE register (Section 8.3.5). Both counter/timers operate in one of four primary modes selected by setting the Mode Select bits T1M1-T0M0 in the Counter/Timer Mode register (TMOD). Each timer can be configured independently. Each operating mode is described below.

#### 15.1.1. Mode 0: 13-bit Counter/Timer

Timer 0 and Timer 1 operate as 13-bit counter/timers in Mode 0. The following describes the configuration and operation of Timer 0. However, both timers operate identically, and Timer 1 is configured in the same manner as described for Timer 0.

The TH0 register holds the eight MSBs of the 13-bit counter/timer. TL0 holds the five LSBs in bit positions TL0.4-TL0.0. The three upper bits of TL0 (TL0.7-TL0.5) are indeterminate and should be masked out or ignored when reading. As the 13-bit timer register increments and overflows from 0x1FFF (all ones) to 0x0000, the timer overflow flag TF0 (TCON.5) is set and an interrupt will occur if Timer 0 interrupts are enabled.

The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section "12.1. Priority Crossbar Decoder" on page 96 for information on selecting and configuring external I/O pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock Scale bits in CKCON (see Figure 15.6).

C8051F300/1/2/3 C8051F304/5

PRELIMINARY



Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Figure 8.14). Setting GATE0 to '1' allows the timer to be controlled by the external input signal /INT0 (see Section "8.3.5. Interrupt Register Descriptions" on page 70), facilitating pulse width measurements.

TR0	GATE0	/INT0	Counter/Timer
0	Х	Х	Disabled
1	0	Х	Enabled
1	1	0	Disabled
1	1	1	Enabled

X = Don't Care

Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial value before the timer is enabled.

TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0. Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register INT01CF (see Figure 8.14).




Figure 15.1. T0 Mode 0 Block Diagram

### 15.1.2. Mode 1: 16-bit Counter/Timer

Mode 1 operation is the same as Mode 0, except that the counter/timer registers use all 16 bits. The counter/timers are enabled and configured in Mode 1 in the same manner as for Mode 0.



#### 15.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload

Mode 2 configures Timer 0 and Timer 1 to operate as 8-bit counter/timers with automatic reload of the start value. TL0 holds the count and TH0 holds the reload value. When the counter in TL0 overflows from all ones to 0x00, the timer overflow flag TF0 (TCON.5) is set and the counter in TL0 is reloaded from TH0. If Timer 0 interrupts are enabled, an interrupt will occur when the TF0 flag is set. The reload value in TH0 is not changed. TL0 must be initialized to the desired value before enabling the timer for the first count to be correct. When in Mode 2, Timer 1 operates identically to Timer 0.

Both counter/timers are enabled and configured in Mode 2 in the same manner as Mode 0. Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or when the input signal /INT0 is active as defined by bit IN0PL in register INT01CF (see Section "8.3.2. External Interrupts" on page 68 for details on the external input signals /INT0 and /INT1).




Figure 15.2. T0 Mode 2 Block Diagram

C8051F300/1/2/3 C8051F304/5



#### 15.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only)

In Mode 3, Timer 0 is configured as two separate 8-bit counter/timers held in TL0 and TH0. The counter/timer in TL0 is controlled using the Timer 0 control/status bits in TCON and TMOD: TR0, C/T0, GATE0 and TF0. TL0 can use either the system clock or an external input signal as its timebase. The TH0 register is restricted to a timer function sourced by the system clock or prescaled clock. TH0 is enabled using the Timer 1 run control bit TR1. TH0 sets the Timer 1 overflow flag TF1 on overflow and thus controls the Timer 1 interrupt.

Timer 1 is inactive in Mode 3. When Timer 0 is operating in Mode 3, Timer 1 can be operated in Modes 0, 1 or 2, but cannot be clocked by external signals nor set the TF1 flag and generate an interrupt. However, the Timer 1 overflow can be used to generate baud rates for the SMBus and/or UART, and/or initiate ADC conversions. While Timer 0 is operating in Mode 3, Timer 1 run control is handled through its mode settings. To run Timer 1 while Timer 0 is in Mode 3, set the Timer 1 Mode as 0, 1, or 2. To disable Timer 1, configure it for Mode 3.




Figure 15.3. T0 Mode 3 Block Diagram



# Figure 15.4. TCON: Timer Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0	00000000
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address
							(bit addressab	le) 0x88
Bit7:	TF1: Timer 1							
	Set by hardwa						vare but is a	utomatically
	cleared when			imer 1 interi	upt service r	outine.		
	0: No Timer 1							
	1: Timer 1 has							
Bit6:	TR1: Timer 1		l.					
	0: Timer 1 dis							
	1: Timer 1 ena							
Bit5:	TF0: Timer 0			<b>T</b> 1 · <b>A</b>		11 0		
	Set by hardwa						are but is a	utomatically
	cleared when			imer 0 interi	upt service r	outine.		
	0: No Timer 0							
D:44.	1: Timer 0 has TR0: Timer 0							
Bit4:	0: Timer 0 dis		l.					
	1: Timer 0 ena							
Bit3:	IE1: External							
BILJ.	This flag is se	-	e when an e	dge/level of	type defined	by IT1 is de	etected. It c	an he cleared
	by software by							
	routine if IT1		•				-	
	in register IN					1 1 15 detive	as defined	by on man
Bit2:	IT1: Interrupt		-					
5112.	This bit select	• •		/INT1 inter	rupt will be e	edge or level	sensitive	/INT1 is con-
	figured active		-		-	-		
	0: /INT1 is lev	-	•					
	1: /INT1 is ed							
Bit1:	IE0: External							
	This flag is se	-	e when an e	dge/level of	type defined	by IT0 is de	etected. It c	an be cleared
	by software by							
	routine if IT0	= 1. When I	T0 = 0, this t	flag is set to	'1' when /IN	T0 is active	as defined	by bit IN0PI
	in register IN							
Bit0:	IT0: Interrupt	0 Type Sele	ct.					
	This bit select	s whether th	e configured	l/INT0 inter	rupt will be e	edge or level	l sensitive.	/INT0 is con-
	figured active			L bit in regi	ster IT01CF (	(see Figure 8	8.14).	
	0: /INT0 is lev							
	1: /INT0 is ed							

C8051F300/1/2/3 C8051F304/5



## Figure 15.5. TMOD: Timer Mode Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value		
GATE1	C/T1	T1M1	T1M0	GATE0	C/T0	T0M1	T0M0	00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x89		
Bit7:	1: Timer 1 e	enabled whe	m TR1 = 1 irres when $TR1 = 1$	1	0		it IN1PL in	register		
	INT01CF (s	0	/							
Bit6:	C/T1: Coun									
			er 1 increment							
<b>D</b> . <b>a</b> 4			imer 1 increme	nted by high-	to-low trans	sitions on exte	ernal input j	om (T1).		
Bits5-4:			Mode Select.							
	These bits s	elect the Th	mer 1 operation	n mode.						
	T1M1	T1M0	Mode							
	0	0	Mode	0: 13-bit cou	nter/timer					
	0	1	Mode	1: 16-bit cou	nter/timer					
	1	0	Mode 2: 8-bit counter/timer with auto-reload							
	1	1	Mod	e 3: Timer 1	inactive					
Bit3:	GATE0: Tir	ner 0 Gate	Control.							
			n TR0 = 1 irres							
			when $TR0 = 2$	AND /INT	) is active as	s defined by b	it IN0PL in	register		
	INT01CF (s	e	· ·							
Bit2:	C/T0: Coun									
			er 0 increment							
<b>D</b> !. 1 0			imer 0 increme	nted by high-	to-low trans	sitions on exte	ernal input j	51n (T0).		
Bits1-0:			Mode Select.							
	These bits s	elect the 11	mer 0 operation	n mode.						
	T0M1	TOMO	Mode							
	0	0	Mode	0: 13-bit cou	nter/timer					
	0	1	Mode	1: 16-bit cou	nter/timer					
	1	0	Mode 2: 8-bit	counter/timer	with auto-r	eload				
	1	1	Mode 3:	Two 8-bit co	unter/timers					




# Figure 15.6. CKCON: Clock Control Register

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value	
-	T2MH	T2ML	T1M	T0M	-	SCA1	SCA0	00000000	
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0x8E	
Bit7:	UNUSED. I	Read = $0b$ , W	/rite = don't c	are.					
Bit6:			yte Clock Sele						
	This bit sele	cts the clock	supplied to th	e Timer 2 hig	gh byte if Tii	mer 2 is confi	gured in spl	it 8-bit timer	
	mode. T2M	H is ignored	if Timer 2 is i	in any other 1	node.				
			s the clock de		T2XCLK bi	t in TMR2CN	J.		
		<b>e</b> .	s the system c						
Bit5:		•	te Clock Sele						
			supplied to T			figured in spl	it 8-bit time	er mode, this	
			olied to the low						
			the clock def		2XCLK bit	in TMR2CN	•		
Bit4:		•	the system cl	lock.					
B114:	T1M: Timer		rce supplied t	o Timor 1 T	1M is ignore	d when C/T1	is set to lo	rio 1	
			c defined by the		-		18 Set to 10	gic 1.	
	1: Timer 1 u			lie preseale b	lis, 5CA1-5	CAU.			
Bit3:	T0M: Time								
Dito.			source suppl	ied to Timer	0. TOM is ig	mored when (	C/T0 is set t	o logic 1.	
			the clock defi					8	
			the system cl	• •	,				
Bit2:	UNUSED. I	Read = $0b, W$	/rite = don't c	are.					
Bits1-0:	SCA1-SCA	0: Timer 0/1	Prescale Bits						
	These bits c	ontrol the di	vision of the c	lock supplie	d to Timer 0	and/or Timer	1 if config	ured to use	
	prescaled cl	ock inputs.							
	SCA1	SCA0 F	rescaled Clo	ck					
	0	0	System clo	ock divided b	y 12				
	0	1	System cl	ock divided l	oy 4				
	1	0	System clo	ock divided b	y 48				
	1	1 1 External clock divided by 8							
	Note: Exter	nal clock div	vided by 8 is s	ynchronized	with the				
	system cloo	k, and the ex	xternal clock 1	must be less t	han or				
	equal to the	system cloc	k to operate in	n this mode.					


C8051F300/1/2/3 C8051F304/5

CYGNAL


Figure 15.7. TL0: Timer 0 Low Byte




## Figure 15.8. TL1: Timer 1 Low Byte



## Figure 15.9. TH0: Timer 0 High Byte



## Figure 15.10. TH1: Timer 1 High Byte






## 15.2. Timer 2


Timer 2 is a 16-bit timer formed by two 8-bit SFRs: TMR2L (low byte) and TMR2H (high byte). Timer 2 may operate in 16-bit auto-reload mode or (split) 8-bit auto-reload mode. The T2SPLIT bit (TMR2CN.3) defines the Timer 2 operation mode.

Timer 2 may be clocked by the system clock, the system clock divided by 12, or the external oscillator source divided by 8. The external clock mode is ideal for real-time clock (RTC) functionality, where the internal oscillator drives the system clock while Timer 2 (and/or the PCA) is clocked by an external precision oscillator. Note that the external oscillator source divided by 8 is synchronized with the system clock.

#### 15.2.1. 16-bit Timer with Auto-Reload

When T2SPLIT (TMR2CN.3) is zero, Timer 2 operates as a 16-bit timer with auto-reload. Timer 2 can be clocked by SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. As the 16-bit timer register increments and overflows from 0xFFFF to 0x0000, the 16-bit value in the Timer 2 reload registers (TMR2RLH and TMR2RLL) is loaded into the Timer 2 register as shown in Figure 15.11, and the Timer 2 High Byte Overflow Flag (TMR2CN.7) is set. If Timer 2 interrupts are enabled (if IE.5 is set), an interrupt will be generated on each Timer 2 overflow. Additionally, if Timer 2 interrupts are enabled and the TF2LEN bit is set (TMR2CN.5), an interrupt will be generated each time the lower 8 bits (TL2) overflow from 0xFF to 0x000.





C8051F300/1/2/3 C8051F304/5



#### 15.2.2. 8-bit Timers with Auto-Reload

When T2SPLIT is set, Timer 2 operates as two 8-bit timers (TMR2H and TMR2L). Both 8-bit timers operate in autoreload mode as shown in Figure 15.12. TMR2RLL holds the reload value for TMR2L; TMR2RLH holds the reload value for TMR2H. The TR2 bit in TMR2CN handles the run control for TMR2H. TMR2L is always running when configured for 8-bit Mode.


Each 8-bit timer may be configured to use SYSCLK, SYSCLK divided by 12, or the external oscillator clock source divided by 8. The Timer 2 Clock Select bits (T2MH and T2ML in CKCON) select either SYSCLK or the clock defined by the Timer 2 External Clock Select bit (T2XCLK in TMR2CN), as follows:

T2MH	T2XCLK	<b>TH2 Clock Source</b>
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

T2ML	T2XCLK	TL2 Clock Source
0	0	SYSCLK / 12
0	1	External Clock / 8
1	Х	SYSCLK

Note: External clock divided by 8 is synchronized with the system clock, and the external clock must be less than or equal to the system clock to operate in this mode.

The TF2H bit is set when TMR2H overflows from 0xFF to 0x00; the TF2L bit is set when TMR2L overflows from 0xFF to 0x00. When Timer 2 interrupts are enabled (IE.5), an interrupt is generated each time TMR2H overflows. If Timer 2 interrupts are enabled and TF2LEN (TMR2CN.5) is set, an interrupt is generated each time either TMR2L or TMR2H overflows. When TF2LEN is enabled, software must check the TF2H and TF2L flags to determine the source of the Timer 2 interrupt. The TF2H and TF2L interrupt flags are not cleared by hardware and must be manually cleared by software.



### Figure 15.12. Timer 2 8-Bit Mode Block Diagram



# Figure 15.13. TMR2CN: Timer 2 Control Register


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
TF2H	TF2L	TF2LEN	-	T2SPLIT	TR2	-	T2XCLK	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:			
						(	bit addressable	) 0xC8			
							``````````````````````````````````````				
Bit7:	TF2H: Timer 2 High Byte Overflow Flag										
	Set by hardware when the Timer 2 high byte overflows from 0xFF to 0x00. In 16 bit mode, this will										
	occur when Timer 2 overflows from 0xFFFF to 0x0000. When the Timer 2 interrupt is enabled, set-										
	ting this bit causes the CPU to vector to the Timer 2 interrupt service routine. TF2H is not automati-										
	cally cleared by hardware and must be cleared by software.										
Bit6:	TF2L: Timer 2 Low Byte Overflow Flag										
	Set by hardware when the Timer 2 low byte overflows from 0xFF to 0x00. When this bit is set, an										
	interrupt will be generated if TF2LEN is set and Timer 2 interrupts are enabled. TF2L will set when										
	the low byte overflows regardless of the Timer 2 mode. This bit is not automatically cleared by hard-										
	ware.										
Bit5:	TF2LEN: Timer 2 Low Byte Interrupt Enable.										
	This bit enables/disables Timer 2 Low Byte interrupts. If TF2LEN is set and Timer 2 interrupts are										
	enabled, an interrupt will be generated when the low byte of Timer 2 overflows. This bit should be										
	cleared when operating Timer 2 in 16-bit mode.										
	<ul><li>0: Timer 2 Low Byte interrupts disabled.</li><li>1: Timer 2 Low Byte interrupts enabled.</li></ul>										
<b>D</b> '.4		•	1								
Bit4:	UNUSED. R			are.							
Bit3:	T2SPLIT: Timer 2 Split Mode Enable										
	When this bit is set, Timer 2 operates as two 8-bit timers with auto-reload.										
	<ul><li>0: Timer 2 operates in 16-bit auto-reload mode.</li><li>1: Timer 2 operates as two 8-bit auto-reload timers.</li></ul>										
Bit2:	TR2: Timer 2 Run Control.										
DIL2.	This bit enables/disables Timer 2. In 8-bit mode, this bit enables/disables TH2 only; TL2 is always										
	enabled in this mode.										
	0: Timer 2 disabled.										
	1: Timer 2 enabled.										
Bit1:	UNUSED. Re	ead = 0b. Wri	te = don't c	are.							
Bit0:	T2XCLK: Timer 2 External Clock Select										
	This bit selects the external clock source for Timer 2. If Timer 2 is in 8-bit mode, this bit selects the										
	external oscillator clock source for both timer bytes. However, the Timer 2 Clock Select bits (T2MH										
	and T2ML in register CKCON) may still be used to select between the external clock and the system										
	clock for either timer.										
	0: Timer 2 ex			•		•					
	1: Timer 2 external clock selection is the external clock divided by 8. Note that the external oscillator source divided by 8 is synchronized with the system clock.										
	source divide	d by 8 is sync	chronized w	ith the systen	n clock.						

C8051F300/1/2/3


C8051F304/5

CYGNAL


## Figure 15.14. TMR2RLL: Timer 2 Reload Register Low Byte




## Figure 15.15. TMR2RLH: Timer 2 Reload Register High Byte



## Figure 15.16. TMR2L: Timer 2 Low Byte



## Figure 15.17. TMR2H Timer 2 High Byte





## 16. PROGRAMMABLE COUNTER ARRAY

The Programmable Counter Array (PCA0) provides enhanced timer functionality while requiring less CPU intervention than the standard 8051 counter/timers. The PCA consists of a dedicated 16-bit counter/timer and three 16-bit capture/compare modules. Each capture/compare module has its own associated I/O line (CEXn) which is routed through the Crossbar to Port I/O when enabled (See Section "12.1. Priority Crossbar Decoder" on page 96 for details on configuring the Crossbar). The counter/timer is driven by a programmable timebase that can select between six sources: system clock, system clock divided by four, system clock divided by twelve, the external oscillator clock source divided by 8, Timer 0 overflow, or an external clock signal on the ECI input pin. Each capture/compare module may be configured to operate independently in one of six modes: Edge-Triggered Capture, Software Timer, High-Speed Output, Frequency Output, 8-Bit PWM, or 16-Bit PWM (each mode is described in Section "16.2. Capture/ Compare Modules" on page 147). The external oscillator clock option is ideal for real-time clock (RTC) functionality, allowing the PCA to be clocked by a precision external oscillator while the internal oscillator drives the system clock. The PCA is configured and controlled through the system controller's Special Function Registers. The basic PCA block diagram is shown in Figure 16.1.

**Important Note:** The PCA Module 2 may be used as a watchdog timer (WDT), and is enabled in this mode following a system reset. Access to certain PCA registers is restricted while WDT mode is enabled. See Section 16.3 for details.




Figure 16.1. PCA Block Diagram

C8051F300/1/2/3 C8051F304/5




#### **16.1. PCA Counter/Timer**

The 16-bit PCA counter/timer consists of two 8-bit SFRs: PCA0L and PCA0H. PCA0H is the high byte (MSB) of the 16-bit counter/timer and PCA0L is the low byte (LSB). Reading PCA0L automatically latches the value of PCA0H into a "snapshot" register; the following PCA0H read accesses this "snapshot" register. **Reading the PCA0L Register first guarantees an accurate reading of the entire 16-bit PCA0 counter**. Reading PCA0H or PCA0L does not disturb the counter operation. The CPS2-CPS0 bits in the PCA0MD register select the timebase for the counter/timer as shown in Table 16.1. **Note that in 'External oscillator source divided by 8' mode, the external oscillator source is synchronized with the system clock, and must have a frequency less than or equal to the system clock.** 

When the counter/timer overflows from 0xFFFF to 0x0000, the Counter Overflow Flag (CF) in PCA0MD is set to logic 1 and an interrupt request is generated if CF interrupts are enabled. Setting the ECF bit in PCA0MD to logic 1 enables the CF flag to generate an interrupt request. The CF bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software (Note: PCA0 interrupts must be globally enabled before CF interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1). Clearing the CIDL bit in the PCA0MD register allows the PCA to continue normal operation while the CPU is in Idle mode.

CPS2	CPS1	CPS0	Timebase
0	0	0	System clock divided by 12
0	0	1	System clock divided by 4
0	1	0	Timer 0 overflow
0	1	1	High-to-low transitions on ECI (max rate = system clock divided by 4)
1	0	0	System clock
1	0	1	External oscillator source divided by $8^{\dagger}$

<sup>†</sup>External oscillator source divided by 8 is synchronized with the system clock.



#### Figure 16.2. PCA Counter/Timer Block Diagram



### 16.2. Capture/Compare Modules

Each module can be configured to operate independently in one of six operation modes: Edge-triggered Capture, Software Timer, High Speed Output, Frequency Output, 8-Bit Pulse Width Modulator, or 16-Bit Pulse Width Modulator. Each module has Special Function Registers (SFRs) associated with it in the CIP-51 system controller. These registers are used to exchange data with a module and configure the module's mode of operation.


Table 16.2 summarizes the bit settings in the PCA0CPMn registers used to select the PCA capture/compare module's operating modes. Setting the ECCFn bit in a PCA0CPMn register enables the module's CCFn interrupt. Note: PCA0 interrupts must be globally enabled before individual CCFn interrupts are recognized. PCA0 interrupts are globally enabled by setting the EA bit and the EPCA0 bit to logic 1. See Figure 16.3 for details on the PCA interrupt configuration.

PWM16	ECOM	CAPP	CAPN	MAT	TOG	PWM	ECCF	Operation Mode
Х	Х	1	0	0	0	0	Х	Capture triggered by positive edge on CEXn
Х	Х	0	1	0	0	0	Х	Capture triggered by negative edge on CEXn
Х	Х	1	1	0	0	0	Х	Capture triggered by transition on CEXn
Х	1	0	0	1	0	0	Х	Software Timer
Х	1	0	0	1	1	0	Х	High Speed Output
Х	1	0	0	Х	1	1	Х	Frequency Output
0	1	0	0	Х	0	1	Х	8-Bit Pulse Width Modulator
1	1	0	0	Х	0	1	Х	16-Bit Pulse Width Modulator

 Table 16.2. PCA0CPM Register Settings for PCA Capture/Compare Modules

X = Don't Care






C8051F300/1/2/3 C8051F304/5



#### 16.2.1. Edge-triggered Capture Mode

In this mode, a valid transition on the CEXn pin causes the PCA to capture the value of the PCA counter/timer and copy it into the corresponding module's 16-bit capture/compare register (PCA0CPLn and PCA0CPHn). The CAPPn and CAPNn bits in the PCA0CPMn register are used to select the type of transition that triggers the capture: low-to-high transition (positive edge), high-to-low transition (negative edge), or either transition (positive or negative edge). When a capture occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. If both CAPPn and CAPNn bits are set to logic 1, then the state of the Port pin associated with CEXn can be read directly to determine whether a rising-edge or falling-edge caused the capture.





Note: The CEXn input signal must remain high or low for at least 2 system clock cycles to be recognized by the hard-ware.



#### 16.2.2. Software Timer (Compare) Mode

In Software Timer mode, the PCA counter/timer value is compared to the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn). When a match occurs, the Capture/Compare Flag (CCFn) in PCA0CN is set to logic 1 and an interrupt request is generated if CCF interrupts are enabled. The CCFn bit is not automatically cleared by hardware when the CPU vectors to the interrupt service routine, and must be cleared by software. Setting the ECOMn and MATn bits in the PCA0CPMn register enables Software Timer mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.




Figure 16.5. PCA Software Timer Mode Diagram




#### 16.2.3. High Speed Output Mode

C8051F300/1/2/3


C8051F304/5

In High Speed Output mode, a module's associated CEXn pin is toggled each time a match occurs between the PCA Counter and the module's 16-bit capture/compare register (PCA0CPHn and PCA0CPLn) Setting the TOGn, MATn, and ECOMn bits in the PCA0CPMn register enables the High-Speed Output mode.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.



#### Figure 16.6. PCA High Speed Output Mode Diagram






#### 16.2.4. Frequency Output Mode

Frequency Output Mode produces a programmable-frequency square wave on the module's associated CEXn pin. The capture/compare module high byte holds the number of PCA clocks to count before the output is toggled. The frequency of the square wave is then defined by Equation 16.1.

#### **Equation 16.1. Square Wave Frequency Output**

$$F_{CEXn} = \frac{F_{PCA}}{2 \times PCA0CPHn}$$

Where  $F_{PCA}$  is the frequency of the clock selected by the CPS2-0 bits in the PCA mode register, PCA0MD. The lower byte of the capture/compare module is compared to the PCA counter low byte; on a match, CEXn is toggled and the offset held in the high byte is added to the matched value in PCA0CPLn. Frequency Output Mode is enabled by setting the ECOMn, TOGn, and PWMn bits in the PCA0CPMn register.



#### Figure 16.7. PCA Frequency Output Mode

C8051F300/1/2/3 C8051F304/5



#### 16.2.5. 8-Bit Pulse Width Modulator Mode


Each module can be used independently to generate a pulse width modulated (PWM) output on its associated CEXn pin. The frequency of the output is dependent on the timebase for the PCA counter/timer. The duty cycle of the PWM output signal is varied using the module's PCA0CPLn capture/compare register. When the value in the low byte of the PCA counter/timer (PCA0L) is equal to the value in PCA0CPLn, the output on the CEXn pin will be set to '1'. When the count value in PCA0L overflows, the CEXn output will be set to '0' (see Figure 16.8). Also, when the counter/timer low byte (PCA0L) overflows from 0xFF to 0x00, PCA0CPLn is reloaded automatically with the value stored in the module's capture/compare high byte (PCA0CPHn) without software intervention. Setting the ECOMn and PWMn bits in the PCA0CPMn register enables 8-Bit Pulse Width Modulator mode. The duty cycle for 8-Bit PWM Mode is given by Equation 16.2.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

#### Equation 16.2. 8-Bit PWM Duty Cycle

$$DutyCycle = \frac{(256 - PCA0CPHn)}{256}$$

Using Equation 16.2, the largest duty cycle is 100% (PCA0CPHn = 0), and the smallest duty cycle is 0.39% (PCA0CPHn = 0xFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.



#### Figure 16.8. PCA 8-Bit PWM Mode Diagram



#### 16.2.6. 16-Bit Pulse Width Modulator Mode


A PCA module may also be operated in 16-Bit PWM mode. In this mode, the 16-bit capture/compare module defines the number of PCA clocks for the low time of the PWM signal. When the PCA counter matches the module contents, the output on CEXn is set to '1'; when the counter overflows, CEXn is set to '0'. To output a varying duty cycle, new value writes should be synchronized with PCA CCFn match interrupts. 16-Bit PWM Mode is enabled by setting the ECOMn, PWMn, and PWM16n bits in the PCA0CPMn register. For a varying duty cycle, match interrupts should be enabled (ECCFn = 1 AND MATn = 1) to help synchronize the capture/compare register writes. The duty cycle for 16-Bit PWM Mode is given by Equation 16.3.

**Important Note About Capture/Compare Registers**: When writing a 16-bit value to the PCA0 Capture/Compare registers, the low byte should always be written first. Writing to PCA0CPLn clears the ECOMn bit to '0'; writing to PCA0CPHn sets ECOMn to '1'.

#### Equation 16.3. 16-Bit PWM Duty Cycle

 $DutyCycle = \frac{(65536 - PCA0CPn)}{65536}$ 

Using Equation 16.3, the largest duty cycle is 100% (PCA0CPn = 0), and the smallest duty cycle is 0.0015% (PCA0CPn = 0xFFFF). A 0% duty cycle may be generated by clearing the ECOMn bit to '0'.



#### Figure 16.9. PCA 16-Bit PWM Mode

C8051F300/1/2/3 C8051F304/5



#### **16.3.** Watchdog Timer Mode

A programmable watchdog timer (WDT) function is available through the PCA Module 2. The WDT is used to generate a reset if the time between writes to the WDT update register (PCA0CPH2) exceed a specified limit. The WDT can be configured and enabled/disabled as needed by software.

With the WDTE bit set in the PCA0MD register, Module 2 operates as a watchdog timer (WDT). The Module 2 high byte is compared to the PCA counter high byte; the Module 2 low byte holds the offset to be used when WDT updates are performed. The Watchdog Timer is enabled on reset. Writes to some PCA registers are restricted while the Watchdog Timer is enabled.


#### 16.3.1. Watchdog Timer Operation

While the WDT is enabled:

- PCA counter is forced on.
- Writes to PCA0L and PCA0H are not allowed.
- PCA clock source bits (CPS2-CPS0) are frozen.
- PCA Idle control bit (CIDL) is frozen.
- Module 2 is forced into software timer mode.
- Writes to the module 2 mode register (PCA0CPM2) are disabled.

While the WDT is enabled, writes to the CR bit will not change the PCA counter state; the counter will run until the WDT is disabled. The PCA counter run control (CR) will read zero if the WDT is enabled but user software has not enabled the PCA counter. If a match occurs between PCA0CPH2 and PCA0H while the WDT is enabled, a reset will be generated. To prevent a WDT reset, the WDT may be updated with a write of any value to PCA0CPH2. Upon a PCA0CPH2 write, PCA0H plus the offset held in PCA0CPL2 is loaded into PCA0CPH2 (See Figure 16.10).

Figure 16.10. PCA Module 2 with Watchdog Timer Enabled





Note that the 8-bit offset held in PCA0CPH2 is compared to the upper byte of the 16-bit PCA counter. This offset value is the number of PCA0L overflows before a reset. Up to 256 PCA clocks may pass before the first PCA0L overflow occurs, depending on the value of the PCA0L when the update is performed. The total offset is then given (in PCA clocks) by Equation 16.4, where PCA0L is the value of the PCA0L register at the time of the update.

## Equation 16.4. Watchdog Timer Offset in PCA Clocks

 $Offset = (256 \times PCA0CPL2) + (256 - PCA0L)$ 

The WDT reset is generated when PCA0L overflows while there is a match between PCA0CPH2 and PCA0H. Software may force a WDT reset by writing a '1' to the CCF2 flag (PCA0CN.2) while the WDT is enabled.

#### 16.3.2. Watchdog Timer Usage

To configure the WDT, perform the following tasks:

- Disable the WDT by writing a '0' to the WDTE bit.
- Select the desired PCA clock source (with the CPS2-CPS0 bits).
- Load PCA0CPL2 with the desired WDT update offset value.
- Configure the PCA Idle mode (set CIDL if the WDT should be suspended while the CPU is in Idle mode).
- Enable the WDT by setting the WDTE bit to '1'.

The PCA clock source and Idle mode select cannot be changed while the WDT is enabled. The Watchdog Timer is enabled by setting the WDTE or WDLCK bits in the PCA0MD register. When WDLCK is set, the WDT cannot be disabled until the next system reset. If WDLCK is not set, the WDT is disabled by clearing the WDTE bit.

The WDT is enabled following any reset. The PCA0 counter clock defaults to the system clock divided by 12, PCA0L defaults to 0x00, and PCA0CPL2 defaults to 0x00. Using Equation 16.4, this results in a WDT timeout interval of 3072 system clock cycles. Table 16.3 lists some example timeout intervals for typical system clocks, assuming SYSCLK / 12 as the PCA clock source.

Table 16.3. Watchdog Timer Timeout Intervals									
System Clock (Hz)	PCA0CPL2	Timeout Interval (ms)							
24,500,000	255	32.1							
24,500,000	128	16.2							
24,500,000	32	4.1							
18,432,000	255	42.7							
18,432,000	128	21.5							
18,432,000	32	5.5							
11,059,200	255	71.1							
11,059,200	128	35.8							
11,059,200	32	9.2							
3,060,000 <sup>††</sup>	255	257							
3,060,000 <sup>††</sup>	128	129.5							
3,060,000 <sup>††</sup>	32	33.1							
32,000	255	24576							
32,000	128	12384							
32,000	32	3168							

 Table 16.3. Watchdog Timer Timeout Intervals<sup>†</sup>

<sup>†</sup>Assumes SYSCLK / 12 as the PCA clock source, and a PCA0L value of 0x00 at the update time.

<sup>††</sup>Internal oscillator reset frequency.



## 16.4. Register Descriptions for PCA

Following are detailed descriptions of the special function registers related to the operation of the PCA.

Figure 16.11	. PCA0CN:	<b>PCA Control</b>	Register
--------------	-----------	--------------------	----------

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value
CF	CR				CCF2	CCF1	CCF0	00000000
		-	-	-				1
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address:
						(	bit addressable)	0xD8
Bit7: Bit6:	CF: PCA Cou Set by hardwa Counter/Time PCA interrupt by software. CR: PCA Cou This bit enable 0: PCA Count 1: PCA Count	re when the r Overflow ( service rout unter/Timer H es/disables th ter/Timer dis	PCA Count CF) interrup ine. This bit Run Control. ne PCA Cou abled.	er/Timer ove ot is enabled, is not autom	setting this b	oit causes the	e CPU to vec	tor to the
Bits5-3: Bit2: Bit1:	UNUSED. Re CCF2: PCA M This bit is set ting this bit ca cally cleared t CCF1: PCA M	ead = 000b, V Aodule 2 Cap by hardware suses the CP by hardware	Vrite = don't oture/Compa when a mat J to vector t and must be	are Flag. tch or capture o the PCA in cleared by s	terrupt servi		-	
Bit0:	This bit is set ting this bit ca cally cleared b CCF0: PCA M This bit is set ting this bit ca cally cleared b	uses the CPD by hardware Aodule 0 Cap by hardware uses the CPD	U to vector t and must be oture/Compa when a mat U to vector t	o the PCA ir cleared by s are Flag. cch or capture o the PCA ir	terrupt servi oftware. e occurs. Wh terrupt servi	ce routine. T en the CCF(	This bit is not ) interrupt is	automati- enabled, set-



## Figure 16.12. PCA0MD: PCA Mode Register

	R/W	R/W	R/V	W R/W	R/W	R/W	R/W	Reset Value			
CIDL	WDTE	WDLCK	-	CPS2	CPS1	CPS0	ECF	01000000			
Bit7	Bit6	Bit5	Bit	4 Bit3	Bit2	Bit1	Bit0	SFR Address 0xD9			
Bit7:	CIDL: PCA	Counter/Tir	ner Idle (	Control.							
	Specifies PCA behavior when CPU is in Idle Mode.										
				mally while the sy			Mode.				
	1: PCA operation is suspended while the system controller is in Idle Mode.										
Bit6:	WDTE: Watchdog Timer Enable If this bit is set, PCA Module 2 is used as the Watchdog Timer.										
				used as the Wate	hdog Timer.						
	0: Watchdog			chdog Timer.							
Bit5:	WDLCK: Wa			-							
m.s.		-		log Timer Enable.	When WDI	CK is set th	ne Watchdoo	y Timer may			
	not be disable			-		LCIX 15 500, 0	ie watendog				
	0: Watchdog		-								
	1: Watchdog										
Sit4:	UNUSED. R										
lits3-1:	CPS2-CPS0:	PCA Coun	ter/Time	r Pulse Select.							
	These bits set	lect the clo	ck source	for the PCA cour	nter						
	CPS2	CPS1	CPS0	Timebase							
	0	0	0	System clock div	ided by 12						
	0	0	1	System clock div							
	0	1	0	Timer 0 overflow	r						
			0	Timer 0 overflow High-to-low trans by 4)		CI (max rate =	= system clo	ock divided			
	0	1		High-to-low trans		CI (max rate =	= system clo	ock divided			
	0	1	1	High-to-low trans by 4) System clock	sitions on EC	CI (max rate =	= system clo	ock divided			
	0 0 1	1 1 0	1 0	High-to-low trans by 4)	sitions on EC	CI (max rate <sup>s</sup>	= system clo	ock divided			
	0 0 1 1	1 1 0 0	1 0 1	High-to-low trans by 4) System clock External clock di	sitions on EC	CI (max rate =	= system clo	ock divided			
	0 0 1 1 1 1 1	1       1       0       0       1       1       1	1 0 1 0 1	High-to-low trans by 4) System clock External clock di Reserved Reserved	sitions on EC vided by 8 <sup>†</sup>	· · · · · · · · · · · · · · · · · · ·		ock divided			
	0 0 1 1 1 1 1	1       1       0       0       1       1       1	1 0 1 0 1	High-to-low trans by 4) System clock External clock di Reserved	sitions on EC vided by 8 <sup>†</sup>	· · · · · · · · · · · · · · · · · · ·		ock divided			
BitO:	0 0 1 1 1 1 <sup>†</sup> External os	1           1           0           0           1           1           1           cillator sou	1 0 1 0 1 rce divid	High-to-low trans by 4) System clock External clock di Reserved Reserved	vided by 8 <sup>†</sup>	· · · · · · · · · · · · · · · · · · ·		ock divided			
BitO:	0 0 1 1 1 <sup>†</sup> External os ECF: PCA C	1       1       0       0       1       1       cillator sou       ounter/Time	1 0 1 0 1 rce divid er Overfl	High-to-low trans by 4) System clock External clock di Reserved Reserved ed by 8 is synchro	vided by 8 <sup>†</sup> nized with t	he system clo	ock.	ock divided			
Bit0:	0 0 1 1 1 <sup>†</sup> External os ECF: PCA C This bit sets t 0: Disable the	1       1       0       0       1       1       cillator sou       ounter/Time       ounter/Time       che masking       e CF interru	1 0 1 0 rce divid er Overfl g of the P upt.	High-to-low trans by 4) System clock External clock di Reserved Reserved ed by 8 is synchro ow Interrupt Enab CA Counter/Time	vided by 8 <sup>†</sup> nized with t ole. r Overflow	he system clo (CF) interrup	ock.	ock divided			
BitO:	0 0 1 1 1 <sup>†</sup> External os ECF: PCA C This bit sets t 0: Disable the	1       1       0       0       1       1       cillator sou       ounter/Time       ounter/Time       che masking       e CF interru	1 0 1 0 rce divid er Overfl g of the P upt.	High-to-low trans by 4) System clock External clock di Reserved Reserved ed by 8 is synchro ow Interrupt Enab	vided by 8 <sup>†</sup> nized with t ole. r Overflow	he system clo (CF) interrup	ock.	ock divided			
šitO:	0 0 1 1 1 <sup>†</sup> External os ECF: PCA C This bit sets t 0: Disable the	1       1       0       0       1       1       cillator sou       ounter/Time       ounter/Time       che masking       e CF interru	1 0 1 0 rce divid er Overfl g of the P upt.	High-to-low trans by 4) System clock External clock di Reserved Reserved ed by 8 is synchro ow Interrupt Enab CA Counter/Time	vided by 8 <sup>†</sup> nized with t ole. r Overflow	he system clo (CF) interrup	ock.	ock divided			
	0 0 1 1 1 <sup>†</sup> External os ECF: PCA C This bit sets t 0: Disable the 1: Enable a P en the WDTE	1       1       0       0       1       cillator sou       ounter/Time       the masking       e CF interru       CA Counte       E bit is set t	1 0 1 rce divid er Overfl g of the P upt. r/Timer (	High-to-low trans by 4) System clock External clock di Reserved Reserved ed by 8 is synchro ow Interrupt Enab CA Counter/Time	vided by 8 <sup>†</sup> nized with t ole. er Overflow t when CF (1 <b>ter cannot h</b>	he system clo (CF) interrup PCA0CN.7) i <b>be modified.</b>	ock. ot. is set.				

C8051F300/1/2/3 C8051F304/5




## Figure 16.13. PCA0CPMn: PCA Capture/Compare Mode Registers


R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value			
PWM16	n ECOMn	CAPPn	CAPNn	MATn	TOGn	PWMn	ECCFn	00000000			
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xDA, 0xDB, 0xDC			
								0.12.0			
PCA0CP1	PCA0CPMn Address: $PCA0CPM0 = 0xDA (n = 0)$										
			PM1 = 0xDH	· · · ·							
		PCAUC	PM2 = 0xDC	2(n=2)							
Bit7:	PWM16n: 16										
	This bit select		le when Puls	e Width Mo	dulation mod	le is enabled	(PWMn = 1)	.).			
	0: 8-bit PWM										
D:46	1: 16-bit PWN		ation Englis								
Bit6:	ECOMn: Con This bit enabl				or DCA Mod	ulan					
	0: Disabled.	es/uisables i	ne comparat		JI I CA MOU	iule II.					
	1: Enabled.										
Bit5:	CAPPn: Capt	ure Positive	Function En	able.							
	This bit enabl				for PCA Mo	dule n.					
	0: Disabled.										
	1: Enabled.										
Bit4:	CAPNn: Capt										
	This bit enabl	es/disables t	he negative e	edge capture	for PCA Mc	odule n.					
	0: Disabled. 1: Enabled.										
Bit3:	MATn: Match	Function F	nahle								
DIG.	This bit enabl			oction for PC	A Module n	When enabl	ed. matches	s of the PCA			
	counter with a										
	logic 1.		1 1	C			U				
	0: Disabled.										
	1: Enabled.										
Bit2:	TOGn: Toggle					XX 71 1 1					
	This bit enabl										
	counter with a the PWMn bit							to toggle. If			
	0: Disabled.		o logic 1, uic	inounc ope		lucity Outpu	it widde.				
	1: Enabled.										
Bit1:	PWMn: Pulse	Width Mod	ulation Mod	e Enable.							
	This bit enabl	es/disables t	he PWM fur	ction for PC	A Module n	. When enabl	ed, a pulse	width modu-			
	lated signal is										
	if PWM16n is	s set to logic	1. If the TO	Gn bit is also	set, the mod	dule operates	in Frequen	cy Output			
	Mode.										
	0: Disabled. 1: Enabled.										
Bit0:	ECCFn: Capt	ure/Compare	- Flag Intern	int Enable							
Ditt.	This bit sets th				Flag (CCFn)	interrupt.					
	0: Disable CC	U									
	1: Enable a Ca			errupt reques	t when CCF	n is set.					
			-	-							



## Figure 16.14. PCA0L: PCA Counter/Timer Low Byte



## Figure 16.15. PCA0H: PCA Counter/Timer High Byte




C8051F300/1/2/3 C8051F304/5



## Figure 16.16. PCA0CPLn: PCA Capture Module Low Byte

R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	Reset Value 00000000		
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	SFR Address: 0xFB, 0xE9, 0xEB		
PCA0CPLn	PCA0CPLn Address: $PCA0CPL0 = 0xFB (n = 0)$ PCA0CPL1 = 0xE9 (n = 1) PCA0CPL2 = 0xEB (n = 2)									
Bits7-0: PCA0CPLn: PCA Capture Module Low Byte. The PCA0CPLn register holds the low byte (LSB) of the 16-bit capture Module n.										

## Figure 16.17. PCA0CPHn: PCA Capture Module High Byte






## **17. C2 INTERFACE**

C8051F300/1/2/3/4/5 devices include an on-chip Cygnal 2-Wire (C2) debug interface to allow FLASH programming, boundary scan functions, and in-system debugging with the production part installed in the end application. The C2 interface operates similar to JTAG, where the three JTAG data signals (TDI, TDO, TMS) are mapped into one bidirectional C2 data signal (C2D). See the C2 Interface Specification for details on the C2 protocol.


## 17.1. C2 Interface Registers

The following describes the C2 registers necessary to perform FLASH programming and boundary scan functions through the C2 interface. All C2 registers are accessed through the C2 interface as described in the C2 Interface Specification.



## Figure 17.1. C2ADD: C2 Address Register

## Figure 17.2. DEVICEID: C2 Device ID Register




# C8051F300/1/2/3 PRELIMINARY


C8051F304/5

CYGNAL


## Figure 17.3. REVID: C2 Revision ID Register



## Figure 17.4. FPCTL: C2 FLASH Programming Control Register



## Figure 17.5. FPDAT: C2 FLASH Programming Data Register






## 17.2. C2 Pin Sharing

The C2 protocol allows the C2 pins to be shared with user functions so that in-system debugging, FLASH programming, and boundary scan functions may be performed. This is possible because C2 communication is typically performed when the device is in the halt state, where all on-chip peripherals and user software are stalled. In this halted state, the C2 interface can safely 'borrow' the C2CK (normally /RST) and C2D (normally P0.7) pins. In most applications, external resistors are required to isolate C2 interface traffic from the user application. A typical isolation configuration is shown in Figure 17.6.





The configuration in Figure 17.6 assumes the following:

- 1. The user input (b) cannot change state while the target device is halted.
- 2. The /RST pin on the target device is used as an input only.

Additional resistors may be necessary depending on the specific application.

C8051F300/1/2/3 C8051F304/5



## Disclaimers

**Life support**: These products are not designed for use in life support appliances or systems where malfunction of these products can reasonably be expected to result in personal injury. Cygnal Integrated Products customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Cygnal Integrated Products for any damages resulting from such applications.

**Right to make changes:** Cygnal Integrated Products reserves the right to make changes, without notice, in the products, including circuits and/or software, described or contained herein in order to improve design and/or performance. Cygnal Integrated Products assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work infringement, unless otherwise specified.

CIP-51 is a trademark of Cygnal Integrated Products, Inc. MCS-51 and SMBus are trademarks of Intel Corporation.  $I^2C$  is a trademark of Philips Semiconductor.

# CYGNAL INTEGRATED PRODUCTS 4301 Westbank Drive Suite B-100 Austin, TX 78746 <u>www.cygnal.com</u>