

CMOS 4-BIT MICROCONTROLLER



TMP47P862VN

The 47P862V is the system evaluation LSI of 47C662A/862A with 64K bits one-time PROM. The 47P862V programs / verifies using an adapter socket to connect with PROM programmer, as it is in TMM2764AD. In addition, the 47P862V and the 47C662A/862A are pin compatible. The 47P862V operates as the same as 47C662A/862A by programming to the internal PROM.

PART No.	ROM	RAM	PACKAGE	ADAPTER SOCKET
TMP47P862VN	OTP 8192 x 8-bit	512 x 4-bit	SDIP64-P-750-1.78	BM1128

PIN ASSIGNMENT (TOP VIEW)

SDIP64-P-750-1.78



PIN FUNCTION

The 47P862V has MCU mode and PROM mode.

(1) MCU mode

The 47C662A/862A and the 47P862V are pin compatible (TEST pin for out-going test. Be fixed to low level.).

(2) PROM mode

PIN NAME	INPUT / OUTPUT	FUNCTIONS	PIN NAME(MCU mode)
A12	INPUT	Address inputs	R40
A11 - A8			P53 - P50
A7 - A4			P63 - P60
A3 - A0			R83 - R80
I7 - I4	I/O	Data outputs (Inputs)	R73 - R70
I3 - I0			K03 - K00
$\overline{\text{PGM}}$	Input	Program control input	R92
$\overline{\text{CE}}$		Chip Enable input	R91
$\overline{\text{OE}}$		Output Enable input	R90
VPP	Power supply	+ 12.5V / 5V (Program supply voltage)	TEST
VCC		+ 5V	VDD
VSS		0V	VSS
P02 - P00	Output	Open	
R13 - R10	I/O		
R23 - R20			
R33 - R30			
RA3 - RA0			
RB3 - RB0			
RC3 - RC0			
R43 - R41	I/O	Be fixed to low level	
$\overline{\text{RESET}}$	Input	PROM mode setting pin. Be fixed to low level.	
$\overline{\text{HOLD}}$	Input		
XIN	Input	Resonator connecting pin	
XOUT	Output		
VAREF	Power supply	Be fixed to low level	
VASS			
VKK	Power supply	Be fixed to low level	

OPERATIONAL DESCRIPTION

The following is an explanation of hardware configuration and operation in relation to the 47P862V. The 47P862V is the same as the 47C662A/862A except that an OTP is used instead of a built-in mask ROM.

1. OPERATION mode

The 47P862V has an MCU mode and a PROM mode.

1.1 MCU mode

The MCU mode is set by fixing the TEST/VPP pin at the "L" level. Operation in the MCU mode is the same as for the 47C662A/862A, except that the TEST/VPP pin does not have built in pull-down resistor and cannot be used open.

1.1.1 Program Memory

The program storage area is the same as for the 47C862A. Data conversion tables must be set in two locations when using the 47P862V to check 47C662A operation.




Figure 1-1. Program area

1.1.2 Data Memory

The 47P862V has 512 × 4-bit data memory banks (RAM).

When using the 47P862V as a 47C662A evaluator, do not write data to address 80_H and following, even though the bank addresses are 00 to FF_H. There is no necessity to take into consideration a special common function area because one is built in bank0.

1.1.3 Input/Output Circuitry

(1) Control pins

This is the same as for the 47C662A/862A except that there is no built-in pull-down resistance for the TEST pin.

(2) I/O Ports

The input/output circuit of the 47P862V is the same as I/O code IA of the 47C662A/862A.

External resistance, for example, is required when using as evaluator of other I/O codes (IB, IC), (Refer to Figure 1.2)



Figure 1-2. I/O code and external circuitry

1.2 PROM mode

The PROM mode is set by setting the $\overline{\text{RESET}}$ and $\overline{\text{HOLD}}$ pins to the "L" level. The PROM mode can be used as a general-purpose PROM writer for program writing and verification. (A high-speed program mode is used set the ROM type the same as for the TMM 2764AD.)




Figure 1-3. Setting for PROM mode

An adapter socket is available for connecting a PROM writer.

- BM1128 : TMP47P862VN

1.2.1 High Speed Programming Mode

The device is set up in the high speed programming mode when the programming voltage (12.5V) is applied to the Vpp terminal with Vcc = 6V and PGM = VIH4. The programming is achieved by applying a Single TTL low level 1 msec, pulse the PGM input after addresses and data are stable. Then the programmed data is verified by using program Verify Mode. If the programmed data is not correct, another program pulse of 1 msec is applied and then programmed data is verified. This should be repeated until the program operates correctly (max. 25 times). After correctly programming the selected address, one additional program pulse with pulse width 3 times that needed for programming is applied. When programming has been completed, the data in all addresses should be verified with Vcc = Vpp = 5V.




Figure1-4. FLOW CHART

ELECTRICAL CHARACTERISTICS

ABSOLUTE MAXIMUM RATINGS

(V_{SS} = 0V)

PARAMETER	SYMBOL	PINS	RATING	UNIT
Supply Voltage	V _{DD}		- 0.3 to 7	V
Program Voltage	V _{PP}	TEST / VPP pin	- 0.3 to 14.0	V
Input Voltage	V _{IN}		- 0.3 to V _{DD} + 0.3	V
Output Voltage	V _{OUT1}	R7, XOUT pin	- 0.3 to V _{DD} + 0.3	V
	V _{OUT2}	R0 to R2, R6, R8, R9	- 0.3 to 10	
	V _{OUT3}	Source open drain pin	- 35 to V _{DD} + 0.3	
Output Current (per 1 pin)	I _{OUT1}	R6	30	mA
	I _{OUT2}	R4, R5, R7-R9	3.2	
	I _{OUT3}	P0, R1, R2	- 12	
	I _{OUT4}	R3, RA, RB, RC	- 25	
Output Current (Total)	ΣI _{OUT1}	R6	60	mA
	ΣI _{OUT4}	R3, RA, RB, RC	- 100	
Power Dissipation [T _{opr} = 70 °C]	PD		600	mW
Soldering Temperature (time)	T _{sld}		260 (10 s)	°C
Storage Temperature	T _{stg}		- 55 to 125	°C
Operating Temperature	T _{opr}		- 40 to 70	°C

RECOMMENDED OPERATING CONDITIONS

(V_{SS} = 0V, T_{opr} = - 40 to 70 °C)

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Max.	UNIT
Supply Voltage	V _{DD}		In the Normal mode	4.5	6.0	V
			In the SLOW mode	2.7		
			In the HOLD mode	2.0		
Input High Voltage	V _{IH1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	V _{DD} × 0.7	V _{DD}	V
	V _{IH2}	Hysteresis Input		V _{DD} × 0.75		
	V _{IH3}		V _{DD} < 4.5V	V _{DD} × 0.9		
Input Low Voltage	V _{IL1}	Except Hysteresis Input	V _{DD} ≥ 4.5V	0	V _{DD} × 0.3	V
	V _{IL2}	Hysteresis Input			V _{DD} × 0.25	
	V _{IL3}		V _{DD} < 4.5V		V _{DD} × 0.1	
Clock Frequency	f _c		High-frequency clock	0.4	6.0	MHz
	f _s		Low-frequency clock	30.0	34.0	kHz

Note. Input voltage V_{IH3}, V_{IL3} : in the SLOW or HOLD mode

D.C. CHARACTERISTICS

 $(V_{SS} = 0V, T_{opr} = -40 \text{ to } 70 \text{ }^\circ\text{C})$

PARAMETER	SYMBOL	PINS	CONDITIONS	Min.	Typ.	Max.	UNIT
Hysteresis Voltage	V_{HS}	Hysteresis Input		—	0.7	—	V
Input Current	I_{IN1}	K0, TEST, $\overline{\text{RESET}}$, HOLD	$V_{DD} = 5.5V,$	—	—	± 2	μA
	I_{IN2}	R ports (open drain)	$V_{IN} = 5.5V / 0V$				
Input Resistance	R_{IN1}	K0 port with pull-up/pull-down		30	70	150	k Ω
	R_{IN2}	$\overline{\text{RESET}}$		100	220	450	
Pull-down resistance	R_K	source open drain	$V_{DD} = 5.5V, V_{KK} = -30V$	—	80	—	
Output Leakage Current	I_{LO1}	sink open drain	$V_{DD} = 5.5V, V_{IN} = 5.5V$	—	—	2	μA
	I_{LO2}	source open drain	$V_{DD} = 5.5V, V_{OUT} = -32V$	—	—	-2	
Output Level High Voltage	V_{OH}	P0, R1, R2	$V_{DD} = 4.5V, I_{OH} = -5 \text{ mA}$	2.4	—	—	V
Output Level Low Voltage	V_{OL}	R4, R5, R7-R9	$V_{DD} = 4.5V, I_{OL} = 1.6 \text{ mA}$	—	—	0.4	V
Output Level High Voltage	I_{OH}	R3, RA, RB, RC	$V_{DD} = 4.5V, V_{OH} = 2.4V$	—	-15	—	mA
Output Level Low Voltage	I_{OL}	R6	$V_{DD} = 4.5V, V_{OL} = 1.0V$	—	20	—	mA
Supply Current (in the Normal mode)	I_{DD}		$V_{DD} = 5.5V,$ $f_c = 4 \text{ MHz}$	—	3	6	mA
Supply Current (in the SLOW mode)	I_{DDS}		$V_{DD} = 3.0V,$ $f_s = 32.768 \text{ kHz}$	—	30	60	μA
Supply Current (in the HOLD mode)	I_{DDH}		$V_{DD} = 5.5V$	—	0.5	10	μA

Note 1. Typ. values show those at $T_{opr} = 25 \text{ }^\circ\text{C}, V_{DD} = 5V.$

Note 2. Input Current I_{IN1} ; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3. Supply Current I_{DD}, I_{DDH} ; $V_{IN} = 5.3V/0.2V$

The K0 port is open when the input resistor is contained. The voltage applied to the R port is within the valid range.

Note 4. Supply Current I_{DDS} ; $V_{IN} = 2.8V/0.2V$

Low frequency clock is only oscillated (connecting XTIN, XTOUT).

A / D CONVERSION CHARACTERISTICS

 $(T_{opr} = -40 \text{ to } 70 \text{ }^\circ\text{C})$

PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT	
Analog Reference Voltage	V_{AREF}		$V_{DD} - 1.5$	—	V_{DD}	V	
	V_{ASS}		V_{SS}	—	1.5		
Analog Reference Voltage Range	ΔV_{AREF}	$V_{AREF} - V_{ASS}$	2.5	—	—	V	
Analog Input Voltage	V_{AIN}		V_{ASS}	—	V_{AREF}	V	
Analog Supply Current	I_{REF}		—	0.5	1.0	mA	
Nonlinearity Error		$V_{DD} = 5.0V, V_{SS} = 0.0V$	—	—	± 1	LSB	
Zero Point Error			$V_{AREF} = 5.000V$	—	—		± 1
Full Scale Error			$V_{ASS} = 0.000V$	—	—		± 1
Total Error				—	—		± 2


A.C. CHARACTERISTICS

($V_{SS} = 0V$, $V_{DD} = 4.5$ to $6.0V$, $T_{opr} = -40$ to $70^\circ C$)


PARAMETER	SYMBOL	CONDITIONS	Min.	Typ.	Max.	UNIT
Instruction Cycle Time	t_{cy}	in the Normal mode	1.3	—	20	μs
		in the SLOW mode	235	—	267	
High Level Clock pulse Width	t_{WCH}	External clock mode	80	—	—	ns
Low Level Clock pulse Width	t_{WCL}					
A/D Sampling Time	t_{AIN}	$f_c = 4$ MHz	—	4	—	μs
Shift Data Hold Time	t_{SDH}		$0.5 t_{cy} - 300$	—	—	ns

Note. Shift data Hold time :

External circuit for \overline{SCK} pin and SO pin



Serial port (completion of transmission)



RECOMMENDED OSCILLATING CONDITIONS

($V_{SS} = 0V$, $V_{DD} = 4.5$ to $6.0V$, $T_{opr} = -40$ to $70^\circ C$)


Recommended oscillating conditions of the 47P862V are equal to the 47C862A's.

D.C./A.C. CHARACTERISTICS

($V_{SS} = 0V$)

(1) Read Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Output Level High Voltage	V_{IH4}		$V_{CC} \times 0.7$	—	V_{CC}	V
Output Level Low Voltage	V_{IL4}		0	—	$V_{CC} \times 0.3$	V
Supply Voltage	V_{CC}		4.75	—	6.0	V
Programming Voltage	V_{PP}					
Address Access Time	t_{ACC}	$V_{CC} = 5.0 \pm 0.25V$	0	—	350	ns



(2) High Speed Programming Operation

PARAMETER	SYMBOL	CONDITION	Min.	Typ.	Max.	UNIT
Input High Voltage	V_{IH4}		$V_{CC} \times 0.7$	-	V_{CC}	V
Input Low Voltage	V_{IL4}		0	-	$V_{CC} \times 0.3$	V
Supply Voltage	V_{CC}		4.75	-	6.0	V
V_{PP} Power Supply Voltage	V_{PP}		12.25	12.50	12.75	V
Programming Pulse Width	t_{PW}	$V_{CC} = 6.0 \pm 0.25V$	0.95	1.0	1.05	ms

