

# MU9C9760, 9760V, 9760A SYNDAC™

### PRELIMINARY

### SPECIFICATION

#### DISTINCTIVE CHARACTERISTICS

- Combination Look-up Table, Triple Video DAC, and Dual Clock Synthesizer
- Directly drives single- or double-terminated 75-ohm transmission line
- VGA, Super-VGA, VESA, TIGA ", and 8514/A compatible
- Displays 258 colors from a palette of 258K colors
- Single external crystal or TTL-compatible input reference clock (typically 14.31818 MHz)
- Eight Pixel Clock frequencies (CLK0)
- Two Controller Clock frequencies (CLK1)
- All frequencies may be re-programmed by the user
- o On-chip Loop filters reduce external components

- Internal/external voltage reference (MU9C9760V/A) or external current reference (MU9C9760)
- Precision internal reference (MU9C9760A)
- Monitor sense comparators to detect monitor connections
- Asynchronous Microprocessor Interface
- o 44-pin PLDCC package
- o Available in 80-MHz, 66-MHz and 50-MHz Pixel Rates
- High-performance CMOS for low power with TTL-compatible inputs

#### GENERAL DESCRIPTION

The MU9C9760, MU9C9760V, and MU9C9760A combine a 256-word by 18-bit Look-up table and three six-bit Video DACs with two programmable, 80-MHz clock synthesizers; and Monitor Sense comparators. The Look-up table accepts up to eight bits per pixel from a frame buffer and performs a translation into three six-bit values for conversion into Red, Green, and Blue analog signals. Each of the Video DACs can directly drive a double-terminated 75-ohm transmission line. The MU9C9760 sets the DAC output current with an external current reference. The MU9C9760V/A set the DAC output current by using an internal or external voltage reference.

The MU9C9760, MU9C9760V, and MU9C9760A are fully compatible with VGA, Super-VGA, VESA, TIGA\*\*, and 8614/A industry standards white providing many enhanced features. One clock synthesizer has

eight programmable clock rates for use as a video dot clock. A second synthesizer has two programmable clock rates for use as a controller or frame buffer refresh clock. All of the pre-set frequency values may be re-programmed by the user after power-on. Monitor Sense comparators permit the detection of color, monochrome, or no monitor connection. These devices also incorporate a proprietary Pixel Replicate \*\* feature that allows Look-up table read and write operations to occur during the active portion of the display.


The MU9C9760, MU9C9760V, and MU9C9760A are available in a standard 44-pin PLDCC package and support the screen resolution, power requirements, and color capability necessary for high-performance Desktop Personal Computers.


#### **BLOCK DIAGRAM** REST Hall Arra L2TBel 296 K 65 Address and Mark Regis kuup Tii Golor Value Color Value Read Red 007-000 = PLI Param tense Reg PLL Page Road Pe Comparators SENSE Express P.U. Control Reg. ă PLL Parprompe 2 PLI Pharteins 050-050 = Phase Locked XTAL Osc. I Phone Locked KIN 200167 CUST

MUSIC Semiconductors reserves the right to make changes to this product verticul notice for the purpose of improving design or performance chanaderistics.

SPNDAD: Poel Replicate, and MUSIC are trademarks of MUSIC Semiconductors. The MUSIC logo and the phrase "MUSIC Semiconductors" are registered trademarks of MUSIC Semiconductors. TIGA is a trademark of Texas instruments.

#### PINOUT DIAGRAMS





#### PIN DESCRIPTIONS

#### Red, Green, Blue (Video Signals, Outputs, Analog)

These signals are the outputs of the three Video DACs and are capable of driving a double- or single-terminated 75-Q transmission line directly connected to a suitable monitor or video amplifier.

#### IREF (Reference Current, Input, Analog, 9760 only)

The iREF pin current sets the full scale output of the Video DACs. The IREF pin must be driven by an external current sink providing a regulated current. The value for last is determined by Equation [1], where Vrs. is the desired full scale DAC output voltage and Ro is the DAC load resistance with a monitor attached.

$$lner [mA] = \frac{V_{rs} [mV]}{Ro [st] \cdot 2.1}$$
 [1]

# VREF (Reference Voltage, Input, Analog, 9760V/A only)

The voltage on the VREF pin helps set the Video DAC full scale output (see Equation [2]). A voltage in the range of 1.0 to 1.5 volts applied to the VREF pin will override the internal 1.235-volt reference. VREF should be capacitively bypassed to AGND2 when using the internal voltage reference, but otherwise should not drive any external circuitry.

#### RSET (Reference Current, Input, Analog, 9760V/A only)

For the 9760V and 9760A, the DACs' full scale outputs are determined by a resistor from RSET to AGND2. The value of the resistor, Rset, is determined from Equation [2], where Vner is the reference voltage, Vrs is the desired full scale DAC output voltage, and Ro is the DAC load resistance with a monitor attached.

$$Aser(\Omega) = \frac{V_{REF}[V] \cdot Ro[\Omega] \cdot 2.1}{Ves[V]}$$
[2]

#### P7-P0 (Pixel Address, Input, TTL)

P7-P0 provide the addresses that reference a color value stored in the Look-up Table for conversion to analog video signals. Individual Pixel Address bits are ANDed with the corresponding Mask Register bits. P7-P0 are registered on the rising edge of PCLK.

# PCLK (Pixel Clock, Rising-edge-active Input, TTL)

The rising edge of PCLK registers the Pixel address (P7-P0) and /BLANK pins, transfers data in the internal pipeline, and internally synchronizes the Microprocessor Port signals. One pixel is displayed on the monitor for each Pixel Clock period.

#### /BLANK (Blank Control, Active-LOW Input, TTL)

The state of the /BLANK input is registered on the rising edge of PCLK. The /BLANK signal blanks the display during retrace. When /BLANK is HIGH, the DAC outputs reflect their digital input values. When /BLANK is LOW, the DAC outputs are forced to the Black Reference level. /BLANK has the same pipeline delay as P7-P0.

# /SENSE (Monitor Sense, Active-LOW Output, TTL)

The /SENSE pin is LOW if one or more of the Red. Green or Blue outputs is higher than the internal 335-mV sense threshold.

#### PIN DESCRIPTIONS (CONT'D)

# XIN (Synthesizer Reference Clock, Input, Crystal/TTL)

The XIN pin is the reference clock for the two phase-locked loop synthesizers. The reference clock must come from a stable frequency source. XIN may be used either as a TTL input or as an internal oscillator by connecting a series-resonant crystal from XOUT to XIN.

#### XOUT (Crystal Oscillator, Output, Crystal)

The XOUT pin drives a series-resonant crystal from the internal oscillator to generate the synthesizer reference clock. XOUT is left open if an external TTL reference clock signal is used.

# CLK0, CLK1 (Synthesizer Clocks, Output, TTL)

CLK0 is the output of the eight-frequency clock synthesizer, typically used for driving the pixel clock input of the video controller. CLK1 is the output of the two-frequency clock synthesizer, typically used as a controller or frame buffer refresh clock.

#### CS2-CS0 (CLK0 Frequency Select, Input, TTL)

An external controller may select the CLK0 frequency directly via CS2-CS0. These three pins select a set of PLL parameters that correspond to one of the eight CLK0 output frequencies. These pins are active at power-on, and remain active unless disabled by setting D5 in the PLL Control register to a logical one, allowing the PLL Control register to select the CLK0 frequency. Data changes on these pins are passed immediately to the CLK0 phase-locked loop control circuitry, i.e., these pins are not registered, and valid data must always be present unless disabled by D5.

#### /R (Read, Active-LOW Input, TTL)

A negative-going pulse on /R controls the DQ7-DQ0 Read cycle. RS2-RS0, registered on the falling edge of /R, determine the source of the Read Cycle data. The DQ7-DQ0 outputs become valid after the specified access time from the falling edge of /R. The DQ7-DQ0 outputs become high-impedance after the rising edge of /R.

#### /W (Write, Active-LOW Input, TTL)

A negative-going pulse on W controls the DQ7-DQ0 Write cycle. RS2-RS0, registered on the falling edge of W, determine the destination of the Write Cycle data. The DQ7-DQ0 data must meet set-up and hold times referenced to the rising edge of W.

#### DQ7-DQ0 (Data Bus, I/O, Three-state TTL)

DQ7-DQ0 transfer all data to and from the Microprocessor port. The Color Value registers use only the six low-order bits (DQ5-DQ0); all other registers use all eight bits.

#### RS2-RS0 (Register Select, Input, TTL)

The states of RS2-RS0 at the beginning of a Microprocessor Port cycle determine the register to be read or written during that cycle as shown in Table 1. The beginning of the cycle is initiated by the falling edge of either /R or /W, depending on the type of cycle.

#### VAA1 (AnalogPowerSupply)□ AGND1 (Analog Ground)

The VAA1 and AGND1 pins provide the positive power supply and ground, respectively, for the analog portions of the device. They are separated from the VAA2 and AGND2 reference pins and the VCC and DGND digital supply pins to enhance noise margins. VAA1, VAA2, and VCC should all be tied to the same power plane, and AGND1, AGND2, and DGND should all be tied to the same ground plane, with appropriate care taken to minimize noise.

#### VAA2 (Power Reference) AGND2 (Ground Reference)

The VAA2 and AGND2 pins provide reference voltages for the internal voltage reference, phase-locked-loop filters and VCO. To lower noise in these critical portions of the device, no high-speed switching currents are internally connected to the VAA2 and AGND2 pins. VAA1, VAA2, and VCC should all be tied to the same power plane, and AGND1, AGND2, and DGND should all be tied to the same ground plane, with appropriate care taken to minimize noise.

# VCC (Digital Power Supply) DGND (Digital Ground)

The VCC and DGND pins provide the positive power supply and ground, respectively, for the digital portion of the device. They are separated from the VAA1 and AGND1 analog supply pins and the VAA2 and AGND2 reference pins to enhance noise margins. VAA1, VAA2, and VCC should all be tied to the same power plane, and AGND1, AGND2, and DGND should all be tied to the same ground plane, with appropriate care taken to minimize noise.

RS2	RS1	RS0	Register					
0	0	0	Address Register (RAM Write)					
0	0	1	RAM Color Values					
0	1	0	Pixel Mask Register					
0	1	1	Address Register (RAM Read)					
1	0	0	Address Register (PLL Write)					
1	0	1	PLL Parameters					
1	1	0	Reserved					
1	1	1	Address Register (PLL Read)					

Table 1: Register Access

#### **FUNCTIONAL DESCRIPTION**

#### **Operational Characteristics**

The MU9C9760/V/A include a Video port, Address logic, a 256-word by 18-bit Look-up table (RAM), three six-bit Video DACs, two clock synthesizers, internal voltage reference (9760V/A only), output sense comparators, and the logic needed for a Microprocessor interface to access the Mask register, Look-up table, PLL parameters, and control functions providing the full operating capabilities of a graphics color palette plus a programmable dual clock synthesizer with access to eight CLK0 frequencies and two CLK1 frequencies.

#### **Video Port Operation**

The Look-up table and Video DACs display VGA-compatible pseudo-colors. P7-P0 and /BLANK are registered on the rising edge of PCLK. Look-up Table addresses from the Pixel register are logically ANDed with the Mask register to permit bit plane masking, and are then sent to the eight-bit Address register where one of 256 words in the Look-up table is selected. The 18-bit content of this address is transferred to the Video DACs.

The Triple Video DAC consists of three six-bit DACs capable of directly driving a double-terminated 75-ohm transmission line (75-ohm termination at both ends of the line). Each DAC consists of 63 identical current sources (set by the IREF or RSET pin current) which are selected through a six-bit binary decoder resulting in 64 levels per DAC.

The /BLANK (active LOW) input blanks the display during retrace. A LOW level on /BLANK forces the analog outputs to the Black Reference level without reference to the data at the DAC inputs. A HIGH level on /BLANK allows the DAC inputs to be converted into analog levels. The pipeline delay for /BLANK is identical to the delay for the P7-P0 path through the Look-up table (four registers in the pipeline, three clock delays).

#### **Clock Synthesizers**

Each phase-locked loop (PLL) frequency synthesizer provides programmable clock frequencies for use in the graphics subsystem. As shown in the PLL Block Diagram, Figure 1, both PLLs use the same reference frequency, free, which may be generated by the internal clock oscillator with a 5-32 MHz series-resonant crystal connected between the XIN and XOUT pins, or by a TTL-compatible reference clock signal connected to XIN. Each PLL independently scales the reference frequency.

		PLL Ratio	Frequency (MHz)
CLK0	f0	1.75	25.172
	f1	1.98	28.332
	f2	2.27	32.514
	f3	2.48	35.500
	f4	2.51	36.000
	f5	2.79	40.000
	f6	3.14	44.900
	f7	4.54	65.000
CLK1	fA	2.79	40.000
	fB	3.49	50.000

fref = 14.31818 MHz


#### Table 2: Pre-set Frequencies

Each clock output has its own frequency list. The CLK0 list contains eight frequencies (f0-f7) and the CLK1 list contains two (fA, fB). The frequency ratios in the CLK0 list are pre-set at power-on to commonly used Pixel Clock frequencies if the reference frequency, free, is 14.31818 MHz. The CLK1 frequency ratios are also pre-set at power-on. The initialized frequency ratios are shown in Table 2, along with the corresponding clock frequencies. Other reference frequencies require the PLL parameters to be programmed during an initialization sequence after power-on.

At power-on, the CLK0 output frequency is selected from f0-f7 by the CS2-CS0 pins. The CLK0 frequency may be selected by D2-D0 in the PLL Control register by setting D5 in the PLL Control register to a logical one. The CLK1 output frequency is selected from fA or fB by D4 in the PLL Control register. When a frequency is selected, the values of M, N1, and N2 stored in the corresponding PLL Parameter word are sent to the PLL counters. The frequency selection may change at any time, but there will be a short period that the output frequency is uncertain while the PLL is locking to the new frequency (Switching parameter 17).

#### **Monitor Sense Comparators**

The Monitor Sense comparators test the output voltage level against an internal 335-mV threshold. The /SENSE output goes LOW if any output exceeds the threshold voltage. The /SENSE output may be read by the host processor, typically through a controller pin dedicated to this purpose. Monitor Sense may be used to detect the presence or absence of color



#### **FUNCTIONAL DESCRIPTION (CONT'D)**

or monochrome monitors or to perform diagnostics. The /SENSE pin should only be read when the DAC outputs are in a predictable state.

#### **Microprocessor Port Operation**

The Microprocessor port provides read and write access to the Look-up table's RAM array (256 words of 18 bits), the Mask register, and PLL Parameter and Control registers. Although the external operations of the Video port and Microprocessor port are asynchronous, Microprocessor port transactions destined for the Look-up Table RAM or the Mask register are internally synchronized by PCLK such that only one video cycle is interrupted for each 18-bit read or write of the Look-up table. To avoid noise on the display during this operation, the color data from the previous pixel is repeated (replicated) at the DAC outputs. This Pixel Replicate' feature allows Look-up Table access during the active portion of the display.

#### **INTERNAL REGISTERS**

Any internal register listed in Table 1 or Table 3 may be read or written through the Microprocessor port. Table 1 registers are a single byte (and therefore read or written in a single Microprocessor Port cycle), except for the RAM Color Value and PLL Parameter addresses which are ports to the Table 3 registers.

For a Microprocessor Port Write cycle, the states of RS2-RS0 are first set to the desired value. The falling edge of /W captures the state of RS2-RS0. The signals on the Microprocessor Data bus (DQ7-DQ0) are captured on the rising

edge of  $\ensuremath{\mathcal{W}}$  for transfer to the proper byte of the selected register.

When writing to Table 3 registers, the Address register is first initialized by a Write cycle to RS2-0 = 0H or 4H, as appropriate. After the proper number of bytes have been written to the Color Value or PLL Parameter Write register, data is transferred to the indicated register. The Address register is then incremented in anticipation of writing to the next register, allowing sequential blocks of registers to be written.

For a Microprocessor Port Read cycle, RS2-RS0 are set to the desired value and captured on the falling edge of /R. The data to be output is placed on DQ7-DQ0 until after the rising edge of /R, at which time the data bus resumes a high-impedance state.

When reading Table 3 registers, the Address register is initialized with a Write cycle to RS = 3H or 7H, as appropriate. At this point, data is transferred from the selected register to the Color Value or PLL Parameter Read register, and then the Address register is incremented. After the indicated number of bytes have been read from the Color Value or PLL Parameter Read register, data is again transferred from the register selected by the Address register (now pointing to the next location), and the address register is again incremented in anticipation of the next read, allowing sequential blocks of registers to be read.

(Note: The Bit Assignment tables indicate the function or value of each bit when programmed to the state indicated at the left-hand edge of the table. D7 is read and written on DQ7; D0 is read and written on DQ0.)

			Address		
RS2	RS1	RS0	Register	Accessed Register	Bytes
0	0	1	00H	Look-up Table Address 0	3
:	:	:	:	:	:
0	0	1	FFH	Look-up Table Address 255	3
1	0	1	00H	CLK0 f0 PLL Parameters	2
1	0	1	01H	CLK0 f1 PLL Parameters	2
1	0	1	02H	CLK0 f2 PLL Parameters	2
1	0	1	03H	CLK0 f3 PLL Parameters	2
1	0	1	04H	CLK0 f4 PLL Parameters	2
1	0	1	05H	CLK0 f5 PLL Parameters	2
1	0	1	06H	CLK0 f6 PLL Parameters	2
1	0	1	07H	CLK0 f7 PLL Parameters	2
1 1	0	1	08H	Reserved	2
1	0	1	09H	Reserved	2
1	0	1	0AH	CLK1 fA PLL Parameters	2
1	0	1	0BH	CLK1 fB PLL Parameters	2
1	0	1	0CH	Reserved	2
1	0	1	0DH	Reserved	2
1	0	1	0EH	PLL Control Register	1
1	0	1	OFH	Reserved	1

Table 3: Internal Register Map

#### **FUNCTIONAL DESCRIPTION (CONT'D)**

	D7	D6	D5	D4	D3	D2	D1	D0				
	Reserved		M-Divider Value									
		MSB						LSB				
0	Х	0	0	0	0	0	0	0				
1	Х	1	1	1	1	1	1	1				

Table 4: PLL Parameter Register M-Byte Bit Assignments

#### Mask Register

The eight-bit Mask register allows manipulation of the Pixel addresses. P7-P0 are bit-wise logically ANDed with the contents of this register before being sent to the Look-up table as an address. If the Mask register contains the byte value FFH, then the state of P7-P0 is unaltered. If the Mask register contains 00H, then the Look-up table will be passed 00H. The masking of individual bits may be used to create animation effects on the screen. Mask register operations are internally synchronized to PCLK, allowing unlimited read and write access during any portion of the display.

#### **Address Register**

The eight-bit Address register is accessed through one of four register select addresses depending upon the desired action. Separate addresses are provided for reading and writing either color values or PLL parameters. The Address register auto-increments to allow sequential block transfers of color values or PLL parameters without re-programming the Address register.

#### **BAM Color Value**

The RAM color values are written through the Write Color Value register (18 bits) and read through the Read Color Value register (18 bits) in three Read or Write cycles. The address of the accessed color value is determined by the Address register. The DQ5-DQ0 pins transfer the six-bit Red field on the first Microprocessor port cycle, the six-bit Green field on the second cycle and the six-bit Blue field on the third. DQ5 corresponds to the DAC MSB, and DQ0 to the LSB. Sequential blocks of color values may be transferred without re-programming the Address register.

#### **PLL Parameters**

All of the PLL parameters are initialized at power-on to provide an initial set of available frequencies. Any PLL parameter may be re-programmed through the Microprocessor port to customize the frequency list for a particular application. Both the initialized and re-programmed PLL parameters may be read back through the Microprocessor port.

PLL parameters are written through the PLL Parameter Write register (15 bits) and read through the PLL Parameter Read register (15 bits) in two Read or Write cycles. The address of the accessed PLL parameter is determined by the Address register. The M-Byte is transferred on the first Microprocessor port cycle, followed by the N-Byte on the next cycle. Sequential blocks of PLL parameters may be transferred without re-programming the Address register.

#### M-Byte

The M-Byte (Table 4) contains the value used in the feedback divider of the PLL. The M-Byte data is transferred via DQ6-DQ0. Reserved bits are initialized to logical zeroes at power-on and are read back as logical zeroes; they should normally be programmed to logical zeroes.

#### D6-D0 M-Divider Value

D6-D0 of the M-Byte for the currently selected frequency provide the value used by the M-Divider. The M-Divider value may be set to any integer from 0 to 127. The M-Divider is in the feedback loop of the PLL.

#### N-Byte

The N-Byte (Table 5) contains the values for the PLL pre- and post-scalers. The N-Byte data is transferred via DQ7-DQ0. Reserved bits are initialized to logical zeroes at power-on and are read back as logical zeroes; they should normally be programmed to logical zeroes.

#### D3-D0 N1-Divider Value

D3-D0 of the N-Byte for the currently selected frequency provide the value used by the N1-Divider. The N1-Divider value may be set to any integer from 0 to 15. The N1-Divider pre-scales the reference frequency for the PLL.

	D7	D6	D5	D4	D3	D2	D1	D0	
	Rese	rved	N2-Divid	der Code		N1-Divider Value			
			MSB	LSB	MSB	MSB			
0	Χ	Χ	0	0	0	0	0	0	
1	Х	Х	1	1	1	1	1	1	

Table 5: PLL Parameter Register N-Byte Bit Assignments

#### **FUNCTIONAL DESCRIPTION (CONT'D)**

#### D5-D4 N2-Divider Code

The value used by the N2-Divider is decoded from D5-D4 of the N-Byte for the currently selected frequency. The N2-Divider code may be set to any integer from 0 to 3, which sets the N2-Divider value to 1, 2, 4, or 8. The N2-Divider divides the PLL output by the selected amount.

#### **PLL Control Register**

The eight-bit PLL Control register controls the clock synthesizer phase-locked-loops using the bit assignments shown in Table 6. The PLL Control register is read or written in one Microprocessor Port cycle with the Address register set to 0EH. The Address register is auto-incremented when reading or writing the PLL Control register, so the Address register must be initialized before each access. Reserved bits are initialized to logical zeroes at power-on and are read back as logical zeroes; they should normally be programmed to logical zeroes.

#### D2-D0 CLK0 Select

These three bits select the CLK0 output frequency if D5 is a logical one. D2-D0 are interpreted as an octal number, n, that selects fn. D2, D1, and D0 are initialized to a logical zero at power-on, although the initial CLK0 PLL parameters are determined by the CS2-CS0 pins.

#### D4 CLK1 Select

This bit selects the CLK1 output frequency. If D4 is a logical zero, fA is selected. If D4 is a logical one, fB is selected. D4 is initialized to a logical zero at power-on, setting the CLK1 output frequency to the reference frequency.

#### D5 CLK0 External Select Enable

If D5 is a logical zero, the CLK0 output frequency is selected by the external CLK0 Frequency Select pins, CS2-CS0. If D5 is a logical one, the CLK0 output frequency is determined by D2-D0 in the PLL Control register. D5 is initialized to a logical zero at power-on, selecting the external pins.

	D7	D6	D5	D4	D3	D2	D1	D0
	Rese	erved	CLK0 External Select Enable	CLK1 Select	Reserved	CLK0 Select		LSB
0	0	0	External	Α	X	0	0	0
1	X	X	Internal	В	Х	1	1	1

Power-on initialized state in Bold-Italic

Table 6: PLL Control Register Bit Assignments

#### **APPLICATIONS**

#### DAC REFERENCE

The MU9C9760 requires an external current sink to set the DAC output levels. Such a reference can easily be built from a minimum of low-cost components, as shown in Figure 2. Shunt-type current regulators are not reccommended, since this type of regulator requires a second current path from VCC to ground that bypasses the IREF pin for proper operation, increasing the current consumption. Current regulators connected to a negative supply should also be avoided. Better results are obtained if IREF is not capacitively bypassed to VAA; in fact a ferrite bead (L2 in Figure 2) between the IREF pin and the current regulator can reduce high-frequency current variations, and is recommended in noisy environments.

The MU9C9760V/A may be configured to use the internal voltage reference or an external voltage reference. When using the internal 1.235-volt reference, only an external resistor and capacitor are required (Figure 3). The internal reference should be accurate enough for most applications. If more accuracy is desired, an external voltage reference may be used. The wide operating range of the reference amplifier allows the user to choose a standard 1.235-volt two-terminal reference or a lower-cost 1.25-volt regulator (Figure 4).

#### PROGRAMMING AND USING THE PLLS

Upon power-up, all PLL parameter ratios are initialized, the CLK0 synthesizer operates at the frequency selected by the CS2-CS0 pins, and CLK1 initially runs at the reference frequency. The initialized ratios in Table 3 correspond to some common graphics dot clock frequencies when a reference frequency of 14.31818 MHz is used. If different PLL output frequencies are desired, or if a different reference frequency is used, the initialized ratios may be replaced with user-programmed values. A single PLL parameter may be replaced without affecting any others, or the entire list may be reprogrammed using the auto-increment feature of the Address register.

An output frequency is changed by programming the M-Byte and N-Byte of the corresponding PLL parameter. These two bytes contain the three PLL parameters, M, N1, and N2, plus two mode control bits. M is an integer between 0 and 127, N1 is an integer between 0 and 15, and N2 is an integer between 0 and 3. The output frequency, fOUT, is then calculated from the reference frequency, fREF, by Equation [3].

#### APPLICATIONS (CONT'D)

fOUT = 
$$\frac{(M+1)}{(N1+1)^* 2^{(N^2)}}$$
 \* fREF [3]

For proper operation, fREF, M, and N1 should be selected within the constraints of Equation [4], Equation [5], and Equation [6].

$$2 \text{ MHz} \leq \frac{\text{fREF}}{\text{(N1+1)}} \leq 16 \text{ MHz}$$
 [5]

$$40 \text{ MHz} \le \frac{(M+1)^{-1} \text{ TREF}}{(N1+1)} \le 80 \text{ MHz}$$
 [6]

#### **CRYSTAL OSCILLATORS**

When using a series resonant crystal to generate the reference frequency for the MU9C9760/V/A, it is recommended that the standard configuration of two resonance capacitors be used, shown as C5 and C6 in Figure 5. The recommended value for C5 and C6 is 220 pF, but this value should be checked in the actual operating circuit to confirm the performance.

#### SYSTEM APPLICATIONS

The Look-up table of the MU9C9760/V/A can display up to 256 colors at a time. Each of these colors can be any combination of the 64 levels available from each of the three DACs—Red, Green and Blue.

When driving analog monochrome (gray-scale) displays, only one DAC output is connected to the single video input of the monitor. The other DAC outputs must be terminated with the equivalent of a single- or double-terminated 75- $\Omega$  transmission line (37.5- to 75- $\Omega$  resistive load to ground) or tied directly to AGND. If the video frame buffer information is intended to be displayed on a color monitor, the Look-up table can be reprogrammed to provide only the intensity portion of the color information. This technique allows the display of a digitized color frame in monochrome.


The Look-up table also allows pseudo-color image processing techniques, such as density slicing, to be easily implemented

on monochrome digitized images. Density slicing is a technique that assigns each gray-scale level in a monochrome image a unique color for display. Small differences in intensity (one bit of the grey scale) are difficult for the eye to differentiate in monochrome, but become readily apparent when assigned unique colors. By changing only the contents of the Look-up table, the displayed image can be transformed from monochrome into color.

#### **PC LAYOUT GUIDELINES**

The MU9C9760/V/A must receive power from a noise-free, low-impedance power distribution system. The use of VCC and ground planes is highly recommended. Since one side of the package has the digital supplies (VCC and DGND) and opposite side has the analog supplies (VAA and AGND), high quality 0.01-µF and 100-pF high-frequency ceramic bypass capacitors should be placed on both sides of the package. For maximum PCLK frequencies lower than 30 MHz, 0.1-µF and 1000-pF capacitors should be used instead. In addition, a 4.7-µF tantalum electrolytic capacitor should be placed nearby to help filter low frequency noise. The other TTL and CMOS devices on the PCB should also be capacitively bypassed.

A separate power distribution network is recommended for the MU9C9760/V/A color palettes to ensure a noise-free power One approach is to provide separate power and ground planes for the color palette and its associated analog circuitry, as shown in Figure 5. The separate analog power plane is isolated from the PCB's digital logic supplies by a ferrite bead (L1) and is connected to the VCC and VAA pins on the color palette. A 4.7-µF tantalum electrolytic capacitor to ground (C3) filters low-frequency noise. C2a consists of a pair of ceramic capacitors, as described above, located near VAA and AGND to bypass the analog power and ground pins. C2b is similarly constructed and placed near VCC and DGND to bypass the digital power and ground pins. The analog ground plane isolates digital ground currents from the analog components, and should be separated from the digital ground plane by at least a 1/8-inch (3-mm) gap. The two ground planes should be connected together at a single point (preferably near the PCB's ground connection) by a wide, low-impedance path. The signal lines connected to the P7-P0, /BLANK and PCLK inputs must be either very short or terminated to eliminate the possibility of ringing or undershoot that might affect critical timing parameters. The traces for these signals should be led over the digital ground plane and avoid the analog power and



Rev. 1

#### APPLICATIONS (CONT'D) SYNDAC™ Digital wer Plar VAA1 vcc BED DGND GREEN AGND1 AGND2 BLUE VREF RSET Ses: Digital Ground Plane Analog Ground Plane Single Point Connection

Figure 5: Typical Connection Diagram

ground planes. This device is fabricated in CMOS technology with high-impedance inputs that may not clamp to ground.

To reduce noise, traces connecting external IREF, VREF, and DAC output circuitry should only be run over the analog ground plane, and should be kept as short as possible. If the distance from the DAC outputs to the Video connector cannot be kept extremely short, the connecting traces should be constructed as  $75\text{-}\Omega$  microstrip transmission lines. In general, this constraint implies wider traces, but the exact dimensions must be calculated from the board material and construction.

#### **DEVICE HANDLING AND PROTECTION**

CMOS devices are subject to a condition known as latch-up. Latch-up can occur when parasitic four-layer devices similar to SCRs are turned on, typically leading to excessive current flow from VCC to ground. If left to continue, this current may cause the bond wires to open and the device to fail catastrophically. Although steps are taken during design to minimize a product's

sensitivity to latch-up, additional precautions should be taken by the user. Digital signals that go directly off the board should be terminated with either a  $47\text{-}\Omega$  series resistor or a  $1\text{-}K\Omega$  resistor to DGND. If a  $1\text{-}K\Omega$  resistor to DGND is used, be sure that the output driver connected to that node can pull the inputs above VIH(min) (typically 2.4 mA source current per  $1\text{-}K\Omega$  pull-down resistor). Either method will greatly increase the latch-up threshold, as well as reduce EMI radiation (which will aid in meeting FCC standards for radiated noise) and improve Electro-static Discharge (ESD) damage protection.

CMOS devices are subject to damage from ESD. To avoid permanent damage from high-energy electrostatic fields, always follow proper handling procedures. Store unused devices in conductive foam, carriers, or tubes. Devices should be handled only at ESD protected workstations (grounded floor mat and work surface) while wearing a grounded wrist strap and anti-static smock. Never insert devices into a powered socket, and never insert circuit boards into a powered edge-connector.

Figure 6: DAC Switching Test Load Figure 7: TTL Switching Test Load DAC Output DO7-DO0 RL = 200 OHMS CL = 10 pF RL = 37.5 OHMS CL = 50 pF Figure 8: TTL Three-state Test Load Figure 9: VIL Waveform 1.4 Volts DO7-DO0 INPUT RL = 200 OHMS WAVEFORM V IL(MIN) CL = 5 pF50% AMPLITUDE POINT 10 ns

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage Voltage on all Other Pins -0.5 to 7.0 volts -0.5 to VCC+0.5 Volts

Temperature Under Bias Storage Temperature

(-2.0 Volts for 10 ns at the 50% point; see Figure 9) -40°C to +85°C

-55°C to +125°C Maximum Reference Current Magnitude 15 mA Maximum DAC Output Current Magnitude

45 mA (per Output)

Maximum DC TTL Output Current Magnitude 20 mA (per Output, one at a time, one second duration)

Stresses exceeding those listed under Absolute Maximum Ratings may induce failure. Exposure to absolute maximum ratings for extended periods may reduce reliability. Functionality at or above these conditions is not implied.

All voltages are referenced to DGND, except the Internal Voltage Reference and Monitor Sense Comparator Threshold voltages, which are referenced to AGND2.

#### **OPERATING CONDITIONS** (voltages referenced to DGND at the device pins)

Symbol	Parameter	Min	Typical	Max	Units	Notes
V <sub>CC</sub>	Operating Supply Voltage	4.5	5.0	5.5	Volts	
$V_{IH}$	Input Voltage Logic "1"	2.0		V <sub>CC</sub> +0.5	Volts	
V <sub>IL</sub>	Input Voltage Logic "0"	-0.5		0.8	Volts	-1.0 Volts for 10 ns measured @ 50% amplitude (Fig. 9)
V <sub>REF</sub>	External Voltage Reference	1.0	1.235 1.25	1.5	Volts	16 Precision Reference Voltage Regulator
I <sub>REF</sub>	Reference Current Magnitude	3.5	8.89	10	mA	12
<sup>f</sup> REF	Reference Frequency MU9C9760/9760V MU9C9760A	12 5	14.31818 14.31818	16 32	MHz MHz	
T <sub>A</sub>	Ambient Operating Temperature	0		70	°C	Still Air

#### **ELECTRICAL CHARACTERISTICS**

#### (over the Operating Temperature and Voltage ranges)

Symbol	Symbol Parameter		Тур	Max	Units	Notes
lcc	Avg. Power Supply Current					
			150	170	mA	PCLK, CLK0=50, 66MHz; 1
			155	180	mA	PCLK, CLK0=80 MHz; 1
V <sub>REF(INT)</sub>	Internal Voltage Reference					I <sub>VREF</sub> = 0 μA; 16
, ,	MU9C9760A	1.200	1.235	1.270	Volts	
	MU9C9760V	1.110	1.235	1.360	Volts	
I <sub>VREF</sub>	Voltage Ref. Input Current	-15		15	μА	1.2 V ≤ VREF ≤ 1.3 V; 15
V <sub>TH</sub>	Monitor Sense Comparator Threshold	300	335	370	mV	
V <sub>OH</sub>	Output Voltage Logic "1"	2.4			Volts	I <sub>OH</sub> =-5.0 mA
V <sub>OL1</sub>	Output Voltage Logic "0"			0.4	Volts	I <sub>OL</sub> =5.0 mA
	(all outputs and I/O pins except CLK0, CLK1)					
V <sub>OL2</sub>	Output Voltage Logic "0"			0.4	Volts	I <sub>OL</sub> =8.0 mA
	(CLK0, CLK1 only)					
lilk	Input Leakage Current	-2		2	μΑ	V <sub>DGND</sub> ≤V <sub>IN</sub> ≤V <sub>CC</sub>
lolk	Leakage Current (DQ7-DQ0)	-10		10	μΑ	$V_{DGND} \le V_{IN} \le V_{CC} / R \ge V_{IH} (min)$

#### **ELECTRICAL CHARACTERISTICS (CONT'D) DAC Parameter Specifications** Symbol Parameter Tvp Max Units Notes Voltage on IREF V<sub>CC</sub>-3.0 Volts 11,16; 3.5 mA≤I<sub>RFF</sub>≤10.0 mA $V_{IREF}$ $V_{CC}$ V<sub>O</sub> MAX Max. Output Voltage 1.5 Volts 10,11; I<sub>O</sub>≤10 mA IO MAX -Max. Output Current 21 mΑ 11; V<sub>O</sub>≤1.0 Volts 6 Resolution bits DAC Full Scale Error 2, 11 ±5 % **DAC Output Matching** 0.5 3; at I<sub>O</sub> = Black & White levels 0/2 LSB Integral Nonlinearity +0.5 Rise Time (DAC Output) 4 ns 6: 10% to 90%; Load as shown in Fig. 6 Full Scale Settling Time 12.5 5,6; Load as shown in Fig. 6 ns Glitch Energy 40 6; Load as shown in Fig. 6 pV-sec

#### **NOTES**

- ICC is measured with VCC=VCC (max) and tCHCH=tCHCH (min). fREF = 14.31818 MHz TTL clock, CLK1 = 14.31818 MHz unless otherwise noted. The DAC test load is as shown in Figure 6. DQ7-DQ0, CLK0, and CLK1 are unloaded. IREF = 8.89 mA or Ext. VREF = 1.235 Volts and RSET = 139Ω.
- 2. Full Scale Error is measured from the value given by the design equation. IREF = 8.89 mA or Ext. VREF = 1.235 Volts and RSET =  $139\Omega$ .
- 3. Measured from the center value of the DAC outputs. IREF = 8.89 mA or Ext. VREF = 1.235 Volts and RSET =  $139\Omega$ .
- 4. Measured from a straight line between the endpoints. Monotonicity is guaranteed.
- Full Scale Settling Time is measured from a 2% change in output voltage until the output voltage has settled to within ±2%
  of final value.
- 6. Guaranteed but not 100% tested.
- 7. Measured at the 50% point between the starting and ending DAC values.
- 8. Measured from a ±200 mV change from the steady-state voltage using Test Load as shown in Figure 8.
- 9. /BLANK≤VIL(MAX) to disable RED, GREEN, and BLUE Analog outputs.
- All DAC outputs must be terminated with the equivalent of a single- or double-terminated 75-Ω transmission line (75-Ω or 37.5-Ω resistive load to ground), independent of the number of DAC outputs used. Unused DAC outputs may also be tied directly to AGND1.
- 11. The IREF pin, RSET pin, and analog output pins always source current. This specification shows a current magnitude and ignores the algebraic sign. Measured with IREF = -8.89 mA for IREF devices, or Ext. VREF = 1.235 Volts and RSET = 139Ω ±0.5% for VREF devices. These typical reference values give an output voltage of 700 mV into a 37.5-Ω load (75-Ω local termination in parallel with 75-Ω monitor).
- 12. Measured from the PCLK transition that causes the DAC to change. The internal pipeline delay of four registers (three clock delays) from P0-P7 to the DAC output is not included.
- Rise and Fall times are measured at 0.8 Volt and 2.0 Volt levels. The clock output load capacitance for Rise and Fall time measurements is 15 pF.
- 14. Duty Cycle is computed as (Output Clock HIGH/Output Clock Period) \* 100%
- 15. MU9C9760V and MU9C9760A only
- 16. MU9C9760 only.
- 17. PLL Parameters must meet the criteria of equations [4], [5], and [6].

#### **SWITCHING CHARACTERISTICS**

#### **AC TEST CONDITIONS**

Input Signal Transitions

0.0 to 3.0 Volts

Video Port Signal Rise and Fall Times

≤ 2 ns

Microprocessor Port Signal Rise and Fall Times

≤ 3 ns

1.5 Volts

Digital Input Timing Reference Level
Digital Output Timing Reference Levels
DAC Switching Test Load

0.8 V and 2.4 V

Figure 6

TTL Switching Test Load

Figure 7

#### **VIDEO PORT**

İ			_	80		66	{	50	]		
No.	Symbol	Parameter	Min	Max	Min	Max	Min	Max	Units	Notes	
	f <sub>MAX</sub>	PCLK Frequency		80		66		50	MHz		
1	t <sub>CHCH</sub>	PCLK Period	12.5		15		20		ns		
2	t <sub>CLCH</sub>	PCLK LOW	4		5		6		ns		
3	t <sub>CHCL</sub>	PCLK HIGH	4		5		6		ns		
4	<sup>t</sup> PVCH	P7-P0 and /BLANK Setup to PCLK HIGH	3		3		3		ns		
5	t <sub>CHPX</sub>	P7-P0 and /BLANK Hold from PCLK HIGH	3		3		3		ns		
6	t <sub>CHAV</sub>	PCLK to DAC Valid	0	20	0	20	0	20	ns	7, 12	
6a	∆t <sub>CHAV</sub>	DAC to DAC Skew		1		1		1	ns	6, 7	
7	t <sub>AVQV</sub>	DAC Valid to /SENSE Valid		1.0		1.0		1.0	μs		

#### **CLOCK SYNTHESIZER**

		ſ	All Spec	ed Grades		
No.	Symbol	Parameter	Min	Max	Units	Notes
		XIN Frequency Range	5	32	MHz	
8	<sup>t</sup> кнкн	XIN Period	31.25	200	ns	
9	t <sub>KLKH</sub>	XIN LOW	5		ns	
10	t <sub>KHKL</sub>	XIN HIGH	5		ns	
11	t <sub>r1</sub>	XIN Rise Time		20	ns	6, 13
12	t <sub>f1</sub>	XIN Fall Time		20	ns	6, 13
	f <sub>VCO</sub>	Internal VCO Frequency Range	40	80	MHz	
13	<sup>t</sup> канкан	CLK0, CLK1 Period -50 -66 -80	20 15 12.5		ns ns ns	
14	t <sub>r2</sub>	CLK0, CLK1 Rise Time		4	ns	13
15	t <sub>f2</sub>	CLK0, CLK1 Fall Time		4	ns	13
		CLK0, CLK1 Duty Cycle	40	60	%	14
16	t <sub>DXKQV</sub>	CLK0, CLK1 frequency hold after change	0		ns	
17	t <sub>DVKQV</sub>	CLK0, CLK1 stable after frequency change		5	ms	6
		Clock Stability	-200	+200	pS	6, 17

### SWITCHING CHARACTERISTICS (CONT'D)

#### MICROPROCESSOR PORT READ CYCLE

			All Spee	d Grades			
No.	Symbol	Parameter	Min	Max	Units	Notes	
18	t <sub>RLRH</sub> ,	Read Pulse Width	50		ns		
19	t <sub>RHRL1</sub>	Successive Read Interval	3 X t <sub>CHCH</sub>	-	ns		
20	t <sub>RHWL1</sub>	Read to Write	3 X t <sub>CHCH</sub>	,	ns		
21	t <sub>RHRL2</sub>	Color Read to Read	6 X t <sub>CHCH</sub>		ns		
22	t <sub>RHWL2</sub>	Color Read to Write	6 X t <sub>CHCH</sub>		ns		
23	t <sub>SVRL</sub>	Register Select Setup to /R LOW	10		ns		
24	t <sub>RLSX</sub>	Register Select Hold from /R LOW	3		ns		
25	t <sub>RLQV</sub>	Data Access from /R LOW		40	ns		
26	t <sub>RLQX</sub>	Output Turn-on from /R LOW	3		ns	8	
27	t <sub>RHQX</sub>	Data Hold from /R HIGH	3		ns		
28	t <sub>RHQZ</sub>	Data Three-state Delay from /R HIGH		20	ns	8	


#### MICROPROCESSOR PORT WRITE CYCLE


			All Speed				
No.	Symbol	Parameter	Min	Max	Units	Notes	
29	t <sub>WLWH</sub>	Write Pulse Width	50		ns		
30	t <sub>WHWL1</sub>	Successive Write Interval	3 X t <sub>CHCH</sub>		ns		
31	t <sub>WHWL2</sub>	Write after Color Write	3 X t <sub>CHCH</sub>		ns		
32	t <sub>WHRL1</sub>	Write to Read	3 X t <sub>CHCH</sub>		ns		
33	t <sub>WHRL2</sub>	Color Write to Read	3 X t <sub>CHCH</sub>		ns		
34	t <sub>WHRL3</sub>	Read after Read Address Write	6 X t <sub>CHCH</sub>		ns		
35	t <sub>SVWL</sub>	Register Select Setup to /W LOW	10		ns		
36	t <sub>WLSX</sub>	Register Select Hold from /W LOW	3		ns		
37	t <sub>DVWH</sub>	Data Setup to /W HIGH	10		ns		
38	t <sub>WHDX</sub>	Data Hold from /W HIGH	3		ns		


#### CAPACITANCE

 $T_A = 0 \text{ to } 70 \,^{\circ}\text{C}; \ V_{CC} = 5.0 \ \text{V} \pm 10\%; \ f = 1.0 \ \text{MHz}$ 

Symbol	Parameter	Max	Notes
CI	Digital Input	7 pF	6, Pins 1, 2, 6, 7, 16-18, 30-40, 44
CO	Digital Output	7 pF	6; Pins 4, 8-15, 41-43
COA	Analog Output	TBD pF	6, 9; Pins 21-23








Rev. 1


# TIMING DIAGRAMS (CONT'D) **READ AFTER WRITING READ ADDRESS REGISTER** /R ADDRESS DATA DQ7-DQ0 **READ COLOR VALUE THEN READ ADDRESS** RS2-RS0 ADDRESS RED GREEN DQ7-DQ0 MASK REGISTER WRITE TO READ OR WRITE (30)-(32) /R




#### READ FROM MASK OR ADDRESS REGISTER TO READ OR WRITE




#### **PLL PARAMETER WRITE**



#### **PLL PARAMETER READ**



Rev. 1



#### **ORDERING INFORMATION**

PART NUMBER SPEED		REFERENCE PACKAGE		TEMPERATURE RANGE		
MU9C9760-YYDC MU9C9760V-YYDC MU9C9760A-YYDC		CURRENT VOLTAGE VOLTAGE	44-PIN PLDCC 44-PIN PLDCC 44-PIN PLDCC	0-70°C 0-70°C 0-70°C		
YY = 50 YY = 66 YY = 80	50MHz 66MHz 80MHz					

	AGE OUTLINE	Dim A	Dim B	Dim C	Dim D	Dim D1	Dim E
		.170 .176	.017 TYP	.033	.098 TYP	.050 TYP	.650 .656
F1 E		Dim.E1	Dim.F	Dim.F1	Dim.a	Dim.b	
B T F a C		.685	.620	.050 TYP	3° 6°	45 <sup>0</sup> TYP	

#### **MUSIC Semiconductors**

#### **USA Headquarters**

MUSIC Semiconductors 1150 Academy Park Loop, Suite 202 Colorado Springs, CO 80910

USA

Tel: (1) 719-570-1550

Fax: (1) 719-570-1555 Tel within USA: (1) 800-933-1550

#### European Headquarters

MUSIC Semiconductors Torenstraat 28 PO Box 184 6470 ED Eygelshoven The Netherlands

Tel: +31 45 467878 Fax: +31 45 467822

#### Far East Headquarters

MUSIC Semiconductors 3/F U-Warehouse Building Barangay Vitalez, NAIA Complex Parañaque, Metro Manila Philippines

Tel: +63-2-834-2156 Fax: +63-2-833-3959

ļ	MUSIC	Semiconductors	agent (	۸r	distributor
ï	MOSIC	Semiconductors	agent	U	uistributor

MUSIC Semiconductors reserves the right to make changes to its products and specifications at any time in order to improve on performance, manufacturability, or reliability. Information furnished by MUSIC is believed to be accurate, but no responsibility is assumed by MUSIC Semiconductors for the use of said information. assumed by whose definitional control and the day of a salar information, nor for any infringements of patents or of other third-party rights which may result from said use. No license is granted by implication or otherwise under any patent or patent rights of any MUSIC company.

© Copyright 1992, MUSIC Semiconductors

Rev. 1

20