

CMOS 8-bit Single Chip Microcomputer


Description

The CXP811P24 is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, PWM output, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.


Also the CXP811P24 provides power-on reset function, sleep/stop function which enables to lower power consumption .

The CXP811P24 is the PROM-incorporated version of the CXP81120/81124 with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.

64 pin QFP (Plastic)



64 pin LQFP (Plastic)



Features


- A wide instruction set (213 instructions) which covers various types of data
 - 16-bit operation/multiplication and division/Boolean bit operation instructions
- Minimum instruction cycle 250ns at 16MHz (4.5 to 5.5V)
 333ns at 12MHz (3.0 to 5.5V)
- Incorporated PROM capacity 24K bytes
- Incorporated RAM capacity 832 bytes
- Peripheral functions
 - A/D converter 8-bit, 8-channel, successive approximation system
(Conversion time: 20µs at 16MHz)
 - Serial interface Incorporated buffer RAM (1 to 32 bytes auto transfer), 1 channel
 Incorporated 8-bit and 8-stage FIFO
 (1 to 8 bytes auto transfer), 1 channel
 - Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer
 - PWM output 12 bits, 2 channels
- Interruption 10 factors, 10 vectors, multi-interruption possible
- Standby mode Sleep/stop
- Package 64-pin plastic QFP/LQFP


Structure

Silicon gate CMOS IC


Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration (Top View) 64-pin QFP

Note) 1. Vpp (Pin 58) is always connected to VDD.
2. Vss (Pins 28 and 60) are both connected to GND.
3. MP (Pin 25) is always connected to GND.

Pin Configuration (Top View) 64-pin LQFP

- Note)**
1. Vpp (Pin 56) is always connected to VDD.
 2. Vss (Pins 26 and 58) are both connected to GND.
 3. MP (Pin 23) is always connected to GND.

Pin Description

Symbol	I/O	Description				
PA0 to PA7	Output	(Port A) 8-bit output port. (8 pins)				
PB0 to PB7	Output	(Port B) 8-bit output port. (8 pins)				
PC0 to PC7	I/O	(Port C) 8-bit I/O port. I/O can be set in a unit of single bits. (8 pins)				
PD0 to PD7	I/O	(Port D) 8-bit I/O port. I/O and function as standby release input can be set in a unit of single bits. (8 pins)				
PE0/INT0	Input/Input	(Port E) 4-bit port. Lower 2 bits are for input; upper 2 bits are for output. (4 pins)	Input to request external interruption. Active at the falling edge. (2 pins)			
PE1/EC/ INT2	Input/Input/ Input		External event input for timer/counter.			
PE2/PWM0	Output/Output		12-bit PWM output. (2 pins)			
PE3/PWM1	Output/Output		Analog input to A/D converter. (8 pins)			
PF0/AN0 to PF3/AN3	Input/Input	(Port F) 8-bit port. Lower 4 bits are for input; upper 4 bits are for output. Lower 4 bits also serve as standby release input. (8 pins)				
PF4/AN4 to PF7/AN7	Output/Input	Serial clock (CH0) I/O.				
SO0	Output	Serial data (CH0) output.				
SI0	Input	Serial data (CH0) input.				
CS0	Input	Serial intreface (CH0) chip select input.				
PG3/TO	Output/Output	(Port G) 5-bit port. Lower 2 bits are for output; upper 3 bits are for I/O. I/O port can be set in a unit of single bits. (5 pins)	Timer/counter rectangular wave output.			
PG4	Output		Serial clock (CH1) I/O.			
PG5/SCK1	I/O/I/O		Serial data (CH1) output.			
PG6/SO1	I/O/Output		Serial data (CH1) input.	Input to request external interruption. Active at the falling edge.		
PG7/SI1/ INT1	I/O/Input/ Input		Connects a crystal oscillator for system clock. When supplying the external clock, input the external clock to EXTAL pin and input opposite phase clock to XTAL pin.			
EXTAL	Input					
XTAL	Output					
RST	I/O	System reset; active at Low level. RST pin is I/O pin, which outputs Low level by incorporated power-on reset function when power turns on.				





Symbol	I/O	Description
V _{pp}		Power supply for built-in PROM writing. Connect to V _{DD} for normal operation.
MP	Input	Test mode pin. Always connect to GND.
AV _{DD}		Positive power supply of A/D converter.
AV _{REF}	Input	Reference voltage input of A/D converter.
AV _{ss}		GND of A/D converter.
V _{DD}		Positive power supply.
V _{ss}		GND. Connect both V _{ss} pins to GND.

Input/Output Circuit Formats for Pins

Pin	Circuit format	When reset
PA0 to PA7 PB0 to PB7 16 pins	<p>Port A Port B</p> <p>Output becomes active from high impedance by data writing to port register.</p>	Hi-Z
PC0 to PC7 8 pins	<p>Port C</p> <p>Input protection circuit</p> <p>"0" when reset</p>	Hi-Z
PD0 to PD7 8 pins	<p>Port D</p> <p>"0" when reset</p>	Hi-Z
PE0/INT0 1 pin	<p>Schmitt input</p> <p>INT0</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PE1/EC/INT2 1 pin	<p>Schmitt input</p> <p>EC/INT2</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z

Pin	Circuit format	When reset
PE2/PWM0 PE3/PWM1 2 pins	<p>Port E</p> <p>PWM</p> <p>Hi-Z control</p> <p>Port E data</p> <p>Port E function selection</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port E)</p>	Hi-Z
PF0/AN0 to PF3/AN3 4 pins	<p>Port F</p> <p>Input multiplexer</p> <p>IP</p> <p>A/D converter</p> <p>Data bus</p> <p>RD (Port F)</p> <p>Edge detection</p> <p>Standby release</p>	Hi-Z
PF4/AN4 to PF7/AN7 4 pins	<p>Port F</p> <p>Port F data</p> <p>Port F function selection</p> <p>"0" when reset</p> <p>Data bus</p> <p>RD (Port F)</p> <p>IP</p> <p>Input multiplexer</p> <p>A/D converter</p>	Hi-Z
PG3/TO 1 pin	<p>Port G</p> <p>Port G function selection</p> <p>"0" when reset</p> <p>From timer counter</p> <p>Port G data</p> <p>"1" when reset</p> <p>MPX</p>	High level

Pin	Circuit format	When reset
PG4 1 pin	<p>Port G</p> <p>Port G data "1" when reset</p>	High level
PG5/SCK1 PG6/SO1 2 pins	<p>Port G</p> <p>Port G function selection "0" when reset SCK1 out, SO1 Serial clock 1/data 1 output enable</p> <p>Port G data Port G direction "0" when reset</p> <p>Data bus RD (Port G)</p> <p>SCK1 in</p> <p>MPX</p> <p>IP</p> <p>*1 PG6 is not schmitt input</p>	Hi-Z
PG7/SI1/INT1 1 pin	<p>Port G</p> <p>Port G data Port G direction "0" when reset</p> <p>Data bus RD (Port G)</p> <p>INT1 SI1</p> <p>Schmitt input</p>	Hi-Z
CS0 SI0 2 pins	<p>Schmitt input</p> <p>IP</p> <p>CS0 SI0</p>	Hi-Z
SO0 1 pin	<p>SO0</p> <p>Serial data 0 output enable</p>	Hi-Z

Pin	Circuit format	When reset
<u>SCK0</u> 1 pin	 <p>SCK0 out Serial clock 0 output enable SCK0 in Schmitt input</p>	Hi-Z
EXTAL XTAL 2 pins	 <ul style="list-style-type: none"> Diagram shows the circuit composition during oscillation. Feedback resistor is removed during stop. XTAL becomes High level. 	Oscillation
<u>RST</u> 1 pin	 <p>Pull-up resistor Schmitt input From power-on reset circuit</p>	Low level
MP 1 pin	 <p>Test mode</p>	Hi-Z

Absolute Maximum Ratings(V_{ss} = 0V reference)

Item	Symbol	Rating	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	V _{pp}	−0.3 to +13.0	V	Incorporated PROM
	A _{VDD}	A _{Vss} to +7.0	V	
	A _{Vss}	−0.3 to +0.3	V	
	A _{VREF}	A _{Vss} to +7.0	V	
Input voltage	V _{IN}	−0.3 to +7.0 ^{*1}	V	
Output voltage	V _{OUT}	−0.3 to +7.0 ^{*1}	V	
High level output current	I _{OH}	−5	mA	
High level total output current	ΣI _{OH}	−50	mA	Total of output pins
Low level output current	I _{OL}	15	mA	
Low level total output current	ΣI _{OL}	130	mA	Total of output pins
Operating temperature	T _{opr}	−10 to +75	°C	
Storage temperature	T _{tsg}	−55 to +150	°C	
Allowable power dissipation	P _D	600	mW	QFP-64P-L01
		380	mW	LQFP-64P-L01

^{*1} V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V. (CS0 and SI0 excluded.)

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should be conducted under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V reference)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	3.0	5.5	V	Guaranteed operation range for 1/2 and 1/4 frequency dividing mode
		2.7	5.5	V	Guaranteed operation range for 1/16 frequency dividing mode
		2.5	5.5	V	Guaranteed data hold range during stop mode
	V _{pp}	V _{pp} = V _{DD}		V	*8
Analog voltage	AV _{DD}	3.0	5.5	V	*1
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	*2
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS Schmitt input*3
			5.5	V	CMOS Schmitt input*4
	V _{IHEX}	V _{DD} – 0.4	V _{DD} + 0.3	V	EXTAL pin*5
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	*2, *7
			0.2V _{DD}	V	*2, *6
	V _{IILS}	0	0.2V _{DD}	V	CMOS Schmitt input*3, *4
	V _{IILEX}	-0.3	0.4	V	EXTAL pin*5
Operating temperature	To _{pr}	-10	+75	°C	

*1 AV_{DD} should be the same voltage as V_{DD}.

*2 Normal input port (PC, PD, PF0 to PF3, and PG6 pins), MP pin.

*3 SCK0, RST, INT0, EC/INT2, SCK1 and SI1/INT1 pins

*4 CS0 and SI0 pins

*5 Specified only when the external clock is input.

*6 In case of 3.0 to 3.6V supply voltage (V_{DD}).*7 In case of 4.5 to 5.5V supply voltage (V_{DD}).*8 V_{pp} and V_{DD} should be set to the same voltage.

DC Characteristics**Supply voltage ($V_{DD} = 4.5$ to 5.5 V)**

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PE, PF4 to PF7, SO, SCK, RST (V _{OL} only) PG3 to PG7	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}		V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	μA
	I _{ILE}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	μA
	I _{ILR}	RST	V _{DD} = 5.5V, V _{IL} = 0.4V	-1.5		-400	μA
I/O leakage current	I _{Iz}	PA to PG, MP, CS, SI, SO, SCK, RST	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	μA
Supply current*1	I _{DD1}	V _{DD}	1/2 frequency dividing mode V _{DD} = 5 ± 0.5V, 16MHz crystal oscillation (C ₁ = C ₂ = 15pF)		20	40	mA
	I _{DDS1}		Sleep mode V _{DD} = 5 ± 0.5V, 16MHz crystal oscillation (C ₁ = C ₂ = 15pF)		1	5	mA
	I _{DDS3}		Stop mode V _{DD} = 5.5V, termination of 16MHz oscillation			30	μA
Input capacity	C _{IN}	PC, PD, PE0, PE1, PF, PG5 to PG7, RST, CS0, SI0, SCK0, EXTAL	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 When all output pins are open.

DC Characteristics**Supply voltage ($V_{DD} = 3.0$ to $3.6V$)**

(Ta = -10 to +75°C, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V_{OH}	PA to PE, PF4 to PF7, <u>SO</u> , SCK, RST (V_{OL} only) PG3 to PG7	$V_{DD} = 3.0V$, $I_{OH} = -0.15mA$	2.7			V
			$V_{DD} = 3.0V$, $I_{OH} = -0.5mA$	2.3			V
Low level output voltage	V_{OL}	RST (V_{OL} only) PG3 to PG7	$V_{DD} = 3.0V$, $I_{OL} = 1.2mA$			0.3	V
			$V_{DD} = 3.0V$, $I_{OL} = 1.6mA$			0.5	V
Input current	I_{IHE}	EXTAL	$V_{DD} = 3.6V$, $V_{IH} = 3.6V$	0.3		20	μA
	I_{ILE}		$V_{DD} = 3.6V$, $V_{IL} = 0.3V$	-0.3		-20	μA
	I_{ILR}	RST	$V_{DD} = 3.6V$, $V_{IL} = 0.3V$	-0.9		-200	μA
I/O leakage current	I_{IZ}	PA to PG, MP, <u>CS</u> , SI, SO, SCK, RST	$V_{DD} = 3.6V$, $V_I = 0$, 3.6V			± 10	μA
Supply current*1	I_{DD2}	V_{DD}	1/2 frequency dividing mode $V_{DD} = 3.3 \pm 0.3V$, 12MHz crystal oscillation ($C_1 = C_2 = 15pF$)		10	20	mA
	I_{DDS2}		Sleep mode $V_{DD} = 3.3 \pm 0.3V$, 12MHz crystal oscillation ($C_1 = C_2 = 15pF$)		0.5	2.5	mA
	I_{DDS3}		Stop mode $V_{DD} = 5.5V$, termination of 12MHz oscillation			30	μA
Input capacity	C_{IN}	PC, PD, PE0, PE1, PF, PG5 to PG7, RST, CS0, SI0, SCK0, EXTAL	Clock 1MHz 0V other than the measured pins		10	20	pF

*1 When all output pins are open.




AC Characteristics

(1) Clock timing

(Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition		Min.	Max.	Unit	
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	VDD = 4.5 to 5.5V	1	16	MHz	
					1	12		
System clock input pulse width	tXL, tXH	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)	VDD = 4.5 to 5.5V	28		ns	
					37.5			
System clock input rise and fall times	tCR, tCF	EXTAL	Fig. 1, Fig. 2 (External clock drive)			200	ns	
Event count input clock pulse width	tEL, tEH	EC	Fig. 3		4tsys*1		ns	
Event count input clock rise and fall times	tER, tEF	EC	Fig. 3			20	ms	

*1 tsys indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).
 tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer (CH0)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	$\overline{SCK0}$	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCSKF}	$\overline{SCK0}$	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 200	ns
$\overline{CS} \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
\overline{CS} high level width	t _{WHCS}	$\overline{CS0}$	Chip select transfer mode	t _{sys} + 200		ns
\overline{SCK} cycle time	t _{KCY}	$\overline{SCK0}$	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
\overline{SCK} high and low level widths	t _{KH} t _{KL}	$\overline{SCK0}$	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 100		ns
SI input setup time (for SCK \uparrow)	t _{SIK}	SI0	\overline{SCK} input mode	-t _{sys} + 100		ns
			\overline{SCK} output mode	200		ns
SI input hold time (for SCK \uparrow)	t _{ksi}	SI0	\overline{SCK} input mode	2t _{sys} + 100		ns
			\overline{SCK} output mode	100		ns
$\overline{SCK} \downarrow \rightarrow SO$ delay time	t _{KSO}	SO0	\overline{SCK} input mode		2t _{sys} + 200	ns
			\overline{SCK} output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represents CS0, SCK0, SI0, and SO0, respectively.

Note 3) The load of \overline{SCK} output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0)

(Ta = -10 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V reference)


Item	Symbol	Pin	Condition	Min.	Max.	Unit
$\overline{CS} \downarrow \rightarrow \overline{SCK}$ delay time	t _{DCSK}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 250	ns
$\overline{CS} \uparrow \rightarrow \overline{SCK}$ floating delay time	t _{DCSKF}	SCK0	Chip select transfer mode (SCK = output mode)		t _{sys} + 200	ns
$CS \downarrow \rightarrow SO$ delay time	t _{DCSO}	SO0	Chip select transfer mode		t _{sys} + 250	ns
$CS \downarrow \rightarrow SO$ floating delay time	t _{DCSOF}	SO0	Chip select transfer mode		t _{sys} + 200	ns
CS high level width	t _{WHCS}	CS0	Chip select transfer mode	t _{sys} + 200		ns
SCK cycle time	t _{KCY}	SCK0	Input mode	2t _{sys} + 200		ns
			Output mode	8000/fc		ns
SCK high and low level widths	t _{KH} t _{KL}	SCK0	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI input setup time (for $SCK \uparrow$)	t _{SIK}	SI0	SCK input mode	-t _{sys} + 100		ns
			SCK output mode	200		ns
SI input hold time (for $SCK \uparrow$)	t _{KSI}	SI0	SCK input mode	2t _{sys} + 100		ns
			SCK output mode	100		ns
$SCK \downarrow \rightarrow SO$ delay time	t _{KSO}	SO0	SCK input mode		2t _{sys} + 250	ns
			SCK output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) CS, SCK, SI and SO represents CS0, SCK0, SI0, and SO0, respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)

Serial transfer (CH1) (SIO mode)

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 50		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 200	ns
			SCK1 output mode		100	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

Serial transfer (CH1) (SIO mode)


(Ta = -10 to +75°C, VDD = 3.0 to 3.6V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	t _{KCY}	SCK1	Input mode	2t _{sys} + 200		ns
			Output mode	16000/fc		ns
SCK1 high and low level widths	t _{KH} t _{KL}	SCK1	Input mode	t _{sys} + 100		ns
			Output mode	8000/fc - 150		ns
SI1 input setup time (for SCK1 ↑)	t _{SIK}	SI1	SCK1 input mode	100		ns
			SCK1 output mode	200		ns
SI1 input hold time (for SCK1 ↑)	t _{KSI}	SI1	SCK1 input mode	t _{sys} + 200		ns
			SCK1 output mode	100		ns
SCK1 ↓ → SO1 delay time	t _{KSO}	SO1	SCK1 input mode		t _{sys} + 250	ns
			SCK1 output mode		125	ns

Note 1) t_{sys} indicates three values according to the contents of the clock control register (CLC; 00FEH) upper 2 bits (CPU clock selection).

t_{sys} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing (SIO mode)

Serial transfer (CH1) (Special mode) ($T_a = -10$ to $+75^\circ\text{C}$, $V_{DD} = 4.5$ to 5.5V , $V_{SS} = 0\text{V}$ reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	t_{LCY}	SO1 SI1	*1		104		μs
SI1 data setup time	t_{LSU}	SI1		2			μs
SI1 data hold time	t_{LHD}	SI1		2			μs

*1 t_{LCY} is specified only when serial mode register (CH1) (SIOM1: 01FAH) lower 2 bits (SO1 clock selection) is set at 104 μs according to the system clock frequency.

Note) The load of SO1 pin is 50pF + 1TTL.


Serial transfer (CH1) (Special mode) ($T_a = -10$ to $+75^\circ\text{C}$, $V_{DD} = 3.0$ to 3.6V , $V_{SS} = 0\text{V}$ reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
SO1 cycle time	t_{LCY}	SO1 SI1	*1		104		μs
SI1 data setup time	t_{LSU}	SI1		2			μs
SI1 data hold time	t_{LHD}	SI1		2			μs

*1 t_{LCY} is specified only when serial mode register (CH1) (SIOM1: 01FAH) lower 2 bits (SO1 clock selection) is set at 104 μs according to the system clock frequency.

Note) The load of SO1 pin is 50pF.

Fig. 6. Serial transfer CH1 timing (Special mode)




(3) A/D converter characteristics (Ta = -10 to +75°C, V_{DD} = AV_{DD} = 4.5 to 5.5V, AV_{REF} = 4.0 to AV_{DD}, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Only for A/D converter operation Ta = 25°C V _{DD} = AV _{DD} = AV _{REF} = 5.0V V _{SS} = AV _{SS} = 0V			±1	LSB
Absolute error						±2	LSB
Conversion time	t _{CONV}			160/f _{ADC} *1			μs
Sampling time	t _{SAMP}			12/f _{ADC} *1			μs
Reference input voltage	V _{REF}	AV _{REF}	V _{DD} = AV _{DD} = 4.5 to 5.5V	AV _{DD} - 0.5		AV _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN7		0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operating mode AV _{REF} = 4.0 to 5.5V		0.6	1.0	mA
			Sleep mode Stop mode			10	μA

A/D converter characteristics (Ta = -10 to +75°C, V_{DD} = AV_{DD} = 3.0 to 3.6V, AV_{REF} = 2.7 to AV_{DD}, V_{SS} = AV_{SS} = 0V reference)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error			Only for A/D converter operation Ta = 25°C			±1	LSB
Absolute error			V _{DD} = AV _{DD} = AV _{REF} = 3.3V V _{SS} = AV _{SS} = 0V			±2	LSB
Conversion time	t _{CONV}			160/f _{ADC} *1			μs
Sampling time	t _{SAMP}			12/f _{ADC} *1			μs
Reference input voltage	V _{REF}	AV _{REF}	V _{DD} = AV _{DD} = 3.0 to 3.6V	AV _{DD} - 0.3		AV _{DD}	V
Analog input voltage	V _{IAN}	AN0 to AN7		0		AV _{REF}	V
AV _{REF} current	I _{REF}	AV _{REF}	Operating mode AV _{REF} = 2.7 to 3.6V		0.4	0.7	mA
			Sleep mode Stop mode			10	μA

Fig. 7. Definitions of A/D converter terms



*1 The value of f_{ADC} is as follows by interruption selection/
ADC operation clock selection register (MSC: 01FFH)
bit 0 (ADCCK).

When PS2 is selected, f_{ADC} = fc/2

When PS1 is selected, f_{ADC} = fc

(4) Interruption, reset input (Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interruption high and low level widths	tIH tIL	INT0 INT1 INT2 PJ0 to PJ7		1		μs
Reset input low level width	tRSL	RST		32/fc		μs

Fig. 8. Interruption input timing





Fig. 9. Reset input timing




(5) Power-on reset

(Ta = -10 to +75°C, VDD = 3.0 to 5.5V, Vss = 0V reference)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rising time	t_R	V_{DD}	Power-on reset	0.05	30	ms
Power supply cut-off time	t_{OFF}		Repetitive power-on reset	1		ms


Fig. 10. Power-on reset



The power supply should be turned on smoothly.

Appendix

Fig. 11. SPC700 Series recommended oscillation circuit



Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit example		
RIVER ELETEC CO., LTD.	HC-49/U03	8.00	10	10	0	(i)		
		10.00	5	5				
		12.00						
		16.00						
KINSEKI LTD.	HC-49/U (-S)	8.00	22 (15)	22 (15)	0	(i)		
		10.00						
		12.00	15	15				
		16.00	12	12				





Mask Option Table

Item	Content	CXP811P24R-1-□□□	CXP811P24Q-1-□□□
Reset pin pull-up resistor	Non-existent/existent	Existent	Existent
Power-on reset circuit	Non-existent/existent	Existent	Existent

Writing to EEPROM

See the "How to write the program into OTP, FLASH, EPROM" for reference.


Characteristics Curve



Package Outline

Unit: mm

64PIN QFP(PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-64P-L01
EIAJ CODE	QFP064-P-1420
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.5g

64PIN LQFP (PLASTIC)



NOTE: Dimension "*" does not include mold protrusion.

DETAIL A

PACKAGE STRUCTURE

SONY CODE	LQFP-64P-L01
EIAJ CODE	LQFP064-P-1010
JEDEC CODE	-----

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER/PALLADIUM PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	0.3g