

RC7106

133MHz Spread Spectrum Clock for Motherboards


Features

- Employs Fairchild's proprietary Spread Spectrum Technology
- Reduces measured EMI by as much as 10dB
- Supports up to 150MHz
- I²C programmable
- Three skew-controlled copies of the CPU clock
- One copy CPU/2 @ 3.3V
- Three copies of 3V66 clock
- One copy 24MHz or 48MHz clock
- One copy 48MHz clock
- Three copies IOAPIC
- Two copies REF 14.318MHz clock (3.3V)
- Eleven copies PCI clock
- Power down capability


Description

The RC7106 is a clock synthesizer for motherboard applications. It meets the requirements for 133MHz Camino chipset. The clock frequencies can be set with the 4 select pins or be set via the I²C interface.

Block Diagram



Pin Assignments



Pin Assignments

Pin #	Pin Name	Pin #	Pin name	Pin#	Pin Name
1	VSS	17	PCI6	33	3V66-1
2	REF0	18	PCI7	34	3V66-0
3	SEL24_48#/REF1	19	VSS	35	VDD
4	VDD	20	PCI8	36	VSSL
5	X1	21	PCI9	37	CPU2
6	X2	22	PCI10	38	CPU1
7	VSS	23	VDD	39	VDDL
8	FS0/PCI_F	24	PWRDWN#	40	CPU0
9	FS1/PCI1	25	VSS	41	VSSL
10	VDD	26	24_48MHz/FREQ_APIC	42	CPU/2
11	FS2/PCI2	27	48MHz/SEL_3V66	43	VDDL
12	FS3/PCI3	28	VDD	44	IOAPIC2
13	VSS	29	SCLK	45	VSSL
14	PCI4	30	SDATA	46	IOAPIC1
15	PCI5	31	VSS	47	IOAPIC0
16	VDD	32	3V66-2	48	VDDL

PWRDWN#

	PWRDWN#	CPU	SDRAM	IOAPIC	3V66	PCI	REF, 24MHz, 48MHz	osc.	PLL
	0	LOW	LOW	LOW	LOW	LOW	LOW	OFF	OFF
Ī	1	ON	ON	ON	ON	ON	ON	ON	ON

Frequency Selection

							3V66 (MHz)		IOAPIC	(MHz)
FS3	FS2	FS1	FS0	CPU MHz	CPU/2 MHz	PCI MHz	3V66_SYNC = 0	3V66_SYNC = 1	FREQ_APIC = 0	FREQ_APIC = 1
0	0	0	0	105	52.5	35	70	70	17.5	35
0	0	0	1	75	37.5	37.5	64*	75	18.75	37.5
0	0	1	0	100.3	50.15	33.4	66.6	66.6	16.7	33.4
0	0	1	1	66.8	33.4	33.4	66.6	66.6	16.67	33.4
0	1	0	0	110	55	36.6	64*	73.3	18.3	36.6
0	1	0	1	115	57.5	38.3	64*	76.6	19.16	38.3
0	1	1	0	117	58.5	39	64*	78	19.5	39
0	1	1	1	120	60	40	64*	80	20	40
1	0	0	0	125	62.5	41.6	64*	83.3	20.8	41.6
1	0	0	1	127	63.5	42.3	64*	84.6	21.16	42.3
1	0	1	0	133.3	66.5	33.3	66.6	66.6	16.6	33.3
1	0	1	1	135	67.5	33.75	67.5	67.5	16.8	33.75
1	1	0	0	137	68.5	34.25	68.5	68.5	17.125	34.25
1	1	0	1	140	70	35	70	70	17.5	35
1	1	1	0	145	72.5	36.25	64*	72.5	18.125	36.25
1	1	1	1	150	75	37.5	64*	75	18.75	37.5

^{*}Note: These output frequencies are not synchronous to the CPU Clock and do not have Spread Spectrum modulation.

Pin Descriptions

Pin Name	Pin Number	Type	Pin Function Description
CPU0:2	40,38,37	OUT	CPU Clock Outputs: The frequency of these three CPU clocks are determined by the 4 select pins FS0:3 or via the I ² C interface.
CPU/2	42	OUT	CPU/2 Clock Output: The frequency of this clock is determined by the 4 select pins FS0:3 or via the I ² C interface.
PCI4:10	14,15,17,18, 20,21,22	OUT	PCI BUS Clock Outputs: These seven PCI clock outputs run synchronously to the CPU.
FS0/PCI_F	8	IN/OUT	I/O Dual Function FS0 and PCI_F pin: See table for frequency selection. After power-on, this pin becomes a free-running PCI clock.
FS1:3/ PCI1:3	9,11,12	IN/OUT	I/O Dual Function FS1:3 and PCI1:3 pin: See table for frequency selection. After power-on, these pins become normal PCI clock.
3V66-0:2	34,33,32	OUT	3V66 Clock Outputs: See table for frequency selection
REF0	1	OUT	REF Clock Output: This output provides a 14.318MHz high drive clock.
SEL24_48#/ REF1	3	IN/OUT	I/O Dual Function SEL24_48# and REF1 Pin: During power-up, if the input is "0", 48MHz would be selected on pin 26. If the input is latched "1", 24MHz would be selected. After power-on, this pin becomes a REF1 output. There is an internal pull-up resistor on this pin.
IOAPIC0:2	47,46,44	OUT	IOAPIC Clock Outputs: See table for frequency selection.
24_48MHz/ FREQ_APIC	26	OUT/IN	I/O Dual Function 24_48MHz and Freq_APIC pin: See table for frequency selection. After power-on the pin becomes a normal 24MHz or 48MHz clock depending on pin 3 during power-up.
48MHz/ SEL_3V66	27	OUT/IN	I/O Dual Function 48MHz and FS3 pin: See table for frequency selection. After power-on the pin becomes a normal 48MHz clock.
X1	5	IN	Crystal Connection: An input connection for an external14.318MHz crystal. Connect to either a 14.318MHz crystal or other reference signal.
X2	6	OUT	Crystal Connection: If using an external reference, this pin must be left unconnected.
PWRDWN#	24	IN	Power-down Input pin: This pin shuts down the clock PLL bring all clocks to a low state.
SCLK	29	IN	I ² C Clock Pin: The I ² C clock should be applied to this input as described in the I ² C section of this datasheet.
SDATA	30	IN/OUT	I ² C Data Pin: Data should be presented to this input as described by the I ² C section of this datasheet. There is an internal pull-up resistor on this pin.
VDD	4,10,16,23, 28,35	POWER	3.3V Power Pins:
VDDL	39,43,48	POWER	2.5V Power Pins:
VSS	1,7,13,19,25, 31,36,41,45	POWER	Ground Pins:

Functional Description

I/O Pin Operation

Dual Purpose I/O pins such as pin 8 FS0/PCI_F, act as a logic input upon power up. This allows the determination of assigned device function. For this example, FS0 along with the other three select pins will determine the clock frequencies as shown in the table. A short time after power up, the logic state is latched and the pin becomes a clock output pin. In this case, pin 8 becomes a PCI free-running clock output. This feature reduces device pin count by combining clock outputs with input select pins.

An external 10kohm "strapping" resistor is connected between the I/O pin and VDD or VSS (ground). A connection to ground sets a "0" bit and a connection to VDD sets a "1" bit. See Figure 1.

Upon power up, the first 2mS of operation is used for input logic selection. The clock output pins are tri-stated, allowing

the output strapping resistor on the I/O pin to pull the pin and its associated capacitive clock load to either a logic high or low state. At the end of the 2mS period, the established logic "0" or "1" condition of the I/O pin is then latched. Next the output buffer is enabled which converts the I/O pin into an operating clock output. The 2mS timer is started when VDD reaches 2.0V. The input bits can only be reset by turning the VDD off and then back on again.

It should be noted that the strapping resistors have no significant effect on clock output signal integrity. The drive impedance of clock output is 20 ohms (nominal) which is minimally affected by the 10kohm strap to ground or VDD. As with the series termination resistor, the output strapping resistor should be placed as close to the I/O pin as possible in order to keep the interconnecting trace short. The trace from the resistor to ground or VDD should be kept less than two inches in length to prevent system noise coupling during input logic sampling.




Figure 1. Input Logic Selection through Resistor Load Option

Serial Data Interface

The RC7106 features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions. Upon power-up, the RC7106 initializes with default register settings. Therefore, the use of this serial data interface is optional. The serial interface is write-only (to the clock chip) and is the dedicated function of

device pins SDATA and SCLK. In motherboard applications, SDATA and SCLK are typically driven by two logic outputs of the chipset. Clock device register changes are normally made upon system initialization, if any are required. The interface can also be used during system operation for power management functions. Table 2 summarizes the control functions of the serial data interface.

Table 2. Serial Data Interface Control Functions Summary


Control Function	Description	Common Application
Clock Output Disable	Any individual clock output(s) can be disabled. Disabled outputs are actively held low.	Unused outputs are disabled to reduce EMI and system power. Examples are clock outputs to unused PCI slots.
CPU Clock Frequency Selection	Provides CPU/PCI frequency selections beyond the 133MHz provided upon poweron. Frequency is changed in a smooth and controlled fashion.	For alternate microprocessors and power management options. Smooth frequency transition allows CPU frequency change under normal system operation.
Output Tristate	Puts all clock outputs into a high impedance state.	Production PCB testing.
Test Mode	All clock outputs toggle in relation to X1 input, internal PLL is bypassed. Refer to Table 4.	Production PCB testing.
Reserved	Reserved function for future device revision or production device testing.	No user application. Register bit must be written as 0.

Signaling Requirements for the I²C Serial Port

To initiate communications with the serial port, a start bit is invoked. The start bit is defined as the SDATA line is brought low while the SCLOCK is held high. Once the start bit is initiated, valid data can then be sent. Data is considered to be valid when the clock goes to and remains in the high state. The

data can change when the clock goes low. To terminate the transmission, a stop bit is invoked. The stop bit occurs when the SDATA line goes from a low to a high state while the SCLOCK is held high. See Figure below.

RC7106 I²C Interface Write Sequence Example



Note: Once the clock detects the start condition and its ADDRESS is matched, the clock chip will pull down the SDATA at every 8th bit. The 8 bit data from SDATA is latched into the Buffer Chip when the ACK is generated. This ACK signal will continue as long as STOP condition is detected The COMMAND CODE and BYTE COUNT is not used by the Buffer Chip.

Operation

The RC7106 is programmed by writing 10 bytes of eight bits each. See Table 3 for byte order.

Table 3. Byte Writing Sequence

Byte		Bit	
Sequence	Byte Name	Sequence	Byte Description
1	Slave Address	11010010	Commands the RC7106 to accept the bits in Data Bytes 3-6 for internal register configuration. Since other devices may exist on the same common serial data bus, it is necessary to have a specific slave address for each potential receiver. The slave receiver address for the RC7106 is 11010010. Register setting will not be made if the Slave Address is not correct (or is for an alternate slave receiver).
2	Command Code	Don't Care	Unused by the RC7106, therefore bit values are ignored (don't care). This byte must be included in the data write sequence to maintain proper byte allocation. The Command Code Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
3	Byte Count	Don't Care	Unused by the RC7106, therefore bit values are ignored (don't care). This byte must be included in the data write sequence to maintain proper byte allocation. The Byte Count Byte is part of the standard serial communication protocol and may be used when writing to another addressed slave receiver on the serial data bus.
4	Data Byte 0	Refer to	The data bits in these bytes set internal RC7106 registers that control
5	Data Byte 1	Table 5	device operation. The data bits are only accepted when the Address Byte bit sequence is 11010010, as noted above. For description of bit
6	Data Byte 2		control functions, refer to Table 4, Data Byte Serial Configuration Map.
7	Data Byte 3		
8	Data Byte 4		
9	Data Byte 5		
10	Data Byte 6		

Writing Data Bytes

Each bit of the 10 data bytes controls a particular device function except for the "reserved bits". These must be preserved by writing a logic 0. Bit 7, the MSB, is written first. See Table 4 for bit descriptions of Data Bytes 1-4.

Table 5 shows additional frequency selections that are programmable via the serial data interface.

Table 7 shows the mode select functions for Byte 3, bits 1 and 0.

Table 4. Data Bytes 1-4 Serial Configuration Map

	Affect	ted Pin		Bit Co	ontrol	
Bit(s)	Pin No.	Pin Name	Control Function	0	1	Default
Data Byte	1	•		•		
7	40	CPU0	Clock Output Disable	Disable	Enable	1
6	38	CPU1	Clock Output Disable	Disable	Enable	1
5	37	CPU2	Clock Output Disable	Disable	Enable	1
4	42	CPU/2	Clock Output Disable	Disable	Enable	1
3	47	IOAPIC0	Clock Output Disable	Disable	Enable	1
2	46	IOAPIC1	Clock Output Disable	Disable	Enable	1
1	2	REF0	Clock Output Disable	Disable	Enable	1
0	3	REF1	Clock Output Disable	Disable	Enable	1
Data Byte	2	-				l
7	18	PCI7	Clock Output Disable	Disable	Enable	1
6	17	PCI6	Clock Output Disable	Disable	Enable	1
5	15	PCI5	Clock Output Disable	Disable	Enable	1
4	14	PCI4	Clock Output Disable	Disable	Enable	1
3	12	PCI3	Clock Output Disable	Disable	Enable	1
2	11	PCI2	Clock Output Disable	Disable	Enable	1
1	9	PCI1	Clock Output Disable	Disable	Enable	1
0	8	PCI_F	Clock Output Disable	Disable	Enable	1
Data Byte	3	•				
7	34	3V66_0	Clock Output Disable	Disable	Enable	1
6	33	3V66_1	Clock Output Disable	Disable	Enable	1
5	32	3V66_2	Clock Output Disable	Disable	Enable	1
4	-	-	(Reserved)	-	-	0
3	-	-	(Reserved)	-	-	0
2	-	-	(Reserved)	-	-	0
1	-	-	(Reserved)	-	-	0
0	-	-	(Reserved)	-	-	0
Data Byte	4	•		•		•
7	26	24_48MHz	Clock Output Disable	Disable	Enable	1
6	27	48MHz	Clock Output Disable	Disable	Enable	1
5	-	-	(Reserved)	-	-	0
4	22	PCI10	Clock Output Disable	Disable	Enable	1
3	21	PCI9	Clock Output Disable	Disable	Enable	1
2	20	PCI8	Clock Output Disable	Disable	Enable	1
1	-	-	(Reserved)	-	-	0
0	-	-	(Reserved)	-	-	0

Table 5. Byte 0: Functionality and frequency select register (Default = 0)

Bit				Descri	ption			Default			
Bit 7	0- ±0.25%	Center Sp	read Spec	trum				0			
	1- Down Spread Spectrum 0 to										
Bit				31	7 66	IOA	Note 1				
(2, 6:4)	Bit(2,6:4)	CPU	PCI	3V66_SEL =0	3V66_SEL =1	FREQ_APIC =0	FREQ_APIC =1				
	0000	105	35	70	70	17.5	35				
	0001	75	37.5	64*	75	18.75	37.5				
	0010	100.3	33.4	66.6	66.6	16.7	33.4				
	0011	66.8	33.4	66.6	66.6	16.67	33.4				
	0100	110	36.6	64*	73.3	18.3	36.6				
	0101	115	38.3	64*	76.6	19.16	38.3				
	0110	117	39	64*	78	19.5	39				
	0111	120	40	64*	80	20	40				
	1000	125	41.6	64*	83.3	20.8	41.6				
	1001	127	42.3	64*	84.6	21.16	42.3				
	1010	133.3	33.3	66.6	66.6	16.6	33.3				
	1011	135	33.75	67.5	67.5	16.8	33.75				
	1100	137	34.25	68.5	68.5	17.125	34.25				
	1101	140	35	70	70	17.5	35				
	1110	145	36.25	64*	72.5	18.125	36.25				
	1111	150	37.5	64*	75	18.75	37.5				
Bit 3			ted by hard cted by Bit	dware select, la 2,6:4	tched inputs			0			
Bit 1	0- Normal 1- Spread Spectrum										
Bit 0	0- Enabled 1- Tristate		3					0			

Note 1: Default at power-up will be for latched logic inputs to define frequency, Bit 2, 6:4 are defaulted to 0000.

*These output frequencies are not synchronous to the CPU Clock and do not have Spread Spectrum modulation.

Absolute Maximum Ratings

Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability.

Symbol	Parameter	Ratings	Units
V_{DD}, V_{IN}	Voltage on any pin with respect to V _{SS}	-0.5 to +7.0	V
T _{STG}	Storage Temperature	-65 to +150	°C
T _B	Ambient Temperature	-55 to +125	°C
T _A	Operating Temperature	0 to +70	°C
ESD _{PROT}	Input ESD Protection	2 (min)	kV

DC Electrical Characteristics

 $T_A = 0$ °C to +70°C; VDD = 3.3V±5%; VDDL = 2.5V±5%

Param	eter	Test Condition	Min.	Тур.	Max.	Units
Supply	/ Current					
IDD3	Combined 3.3V Supply Current	CPU = 133MHz Outputs Loaded		TBD		mA
IDD2	Combined 2.5V Supply Current	CPU = 133MHz Outputs Loaded		TBD		mA
Logic I	Inputs				•	
V _{IL}	Input Low Voltage		VSS-0.3		0.8	٧
V _{IH}	Input High Voltage		2.0		VDD+0.3	V
I _{IL}	Input Low Current ¹				-25	μΑ
I _{IH}	Input High Current ¹				10	μΑ
I _{IL}	Input Low Current				-5	μΑ
I _{IH}	Input High Current				5	μΑ
Clock	Outputs ²		•		•	
V _{OL}	Output Low Voltage	I _{OL} =1mA			0.4	V
V _{OH}	Output High Voltage CPU, CPU/2 and IOAPIC	I _{OH} =-1 mA	2.0			V
	PCI, 3V66, 24MHz,48MHz,REF		2.4			
l _{OL}	Output Low Current CPU, CPU/2	V _{OL} =1.2V	27		93	mA
	PCI, 3V66	V _{OL} =1.4V	26.5		139	
	REF, 24MHz,48MHz		25		76	
I _{OH}	Output High Current CPU and CPU/2	V _{OH} =1.4V	-101		-26	mA
	PCI and 3V66	V _{OH} =1.4V	-189		-31	
	REF, 24MHz,48MHz		-94		-27	
Crysta	l Oscillator				•	
V _{TH}	X1 Input Threshold Voltage	VDD=3.3V		1.5		V
C _{IN}	X1 Input Capacitance ⁵	X2 unconnected		18		pF
Pin Ca	pacitance/Inductance	•	•		•	
C _{IN}	Input Pin Capacitance	Except X1 and X2			5	pF
C _{OUT}	Output Pin Capacitance				6	pF
L _{IN}	Input Pin Inductance				7	nΗ

Notes:

- 1. RC7106 logic inputs have internal pull-up resistors.
- 2. All clock outputs loaded with maximum lump capacitance test load specified in AC Electrical Characteristics section.
- 3. X1 input threshold voltage (typical) is VDD/2
- The RC7106 contains an internal crystal load capacitor between X1 and VSS and another between X2 and VSS.
 The total load placed on the crystal is 18pF; this includes typical stray capacitance of short PCB traces to the crystal.
- 5. X1 input capacitance is applicable when X1 is driven with an external clock source (X2 is left unconnected).

AC Electrical Characteristics

 T_A =0°C to 70°C; VDD=3.3V±5%; VDDL=2.5V±5%; f_{XTL} =14.31818MHz

AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum clocking is disabled.

CPU Clock Outputs, CPU0:1 (C_{LOAD}=20pF)

			U=133N	1Hz		
Parai	meter	Min.	Тур.	Max.	Units	Test Condition/Comments
t _P	Period	7.5		8	nS	Meas. at rising edge at 1.25V.
t _H	High Time		2		nS	Duration of clock cycle above 2V.
t _L	Low Time		1.8		nS	Duration of clock cycle below 0.4V
t _R	Output Rise Time	.4		1.6	nS	0.4V to 2.0V
t _F	Output Fall Time	.4		1.6	nS	2.0V to 0.4V
t _D	Duty Cycle	45		55	%	Measured at 1.25V
t _{JC}	Jitter, Cycle to Cycle			250	pS	Measured on rising edge at 1.25V.
t _{SK}	Output Skew			175	pS	Measured on rising edge at 1.25V.
f _{ST}	Frequency Stabilization from Power-up (cold start)			3	mS	Assumes full supply voltage reached within 1mS from power-up. Short cycles exist prior to frequency stabilization.
Z _O	AC output Impedance		20		Ω	Average value during switching transition. Used for determining series termination value.

PCI Clock Outputs, PCI0:7 (Lump Capacitance Test Load = 30pF)

		PCI	= 33.3	ИHz		
Parai	Parameter		Тур.	Max.	Units	Test Condition/Comment
t _P	Period	30			nS	Meas. at rising edge at 1.5V.
t _H	High Time	12.0			nS	Duration of clock cycle above 2.4V.
t _L	Low Time	12.0			nS	Duration of clock cycle below 0.4V
t _R	Output Rise Time	0.5		2	nS	0.4V to 2.4V
t _F	Output Fall Time	0.5		2	nS	2.4V to 0.4V
t _D	Duty Cycle	45		55	%	Measured at 1.5V
t _{JC}	Jitter, Cycle to Cycle			500	pS	Measured on rising edge at 1.5V.
t _{SK}	Output Skew			500	pS	Measured on rising edge at 1.5V.
to	CPU to PCI Clock Offset	1.5		4.0	nS	Covers all CPU/PCI outputs. Measured on rising edge at 1.5V. CPU leads PCI output.

3V66 Clock Outputs (Lump Capacitance Test Load = 30pF)

	CPU = 133MHz					
Para	Parameter		Тур.	Max.	Units	Test Condition/Comment
f	Frequency		66.6		MHz	
t _R	Output Rise Time	0.5		2	nS	0.4V to 2.4V
t _F	Output Fall Time	0.5		2	nS	2.4V to 0.4V
t _D	Duty Cycle	45		55	%	Measured at 1.5V
t _{jc}	Jitter, Cycle-to-cycle			500	pS	Measured on rising edge at 1.5V
t _{SK}	Output Skew			250	pS	Measured at 1.5V
f _{ST}	Frequency Stabilization from Power-up			3	mS	Assumes full supply voltage reached within 1mS from power-up.
Zo	AC Output Impedance		20		ohm	Average value during switching transition. Used for determining series termination value.

CPU/2 Clock Output (Lump Capacitance Test Load = 20pF)

CPU = 133MHz							
Parameter		Min.	Тур.	Max.	Units	Test Condition/Comment	
f	Frequency		66.6		MHz		
t _R	Output Rise Time	0.5		2	nS	0.4V to 2.4V	
t _F	Output Fall Time	0.5		2	nS	2.4V to 0.4V	
t _D	Duty Cycle	45		55	%	Measured at 1.5V	
t _{jc}	Jitter, Cycle-to-cycle			250	pS	Measured on rising edge at 1.5V	
t _{SK}	Output Skew			175	pS	Measured at 1.25V	
f _{ST}	Frequency Stabilization from Power-up			3	mS	Assumes full supply voltage reached within 1 mS from power-up.	
Z _O	AC Output Impedance		20		ohm	Average value during switching transition. Used for determining series termination value.	

24MHz and 48MHz Clock Outputs (Lump Capacitance Test Load = 20pF)

	CPU = 133MHz					
Parar	Parameter		Тур.	Max.	Units	Test Condition/Comment
f	Frequency	48.008 24.004		MHz	Determined by PLL divider ratio.	
f _D	Frequency deviation		+167		ppm	(48.008-48)/48
n/m		57/17, 114/17		-		
t _R	Output Rise Time	0.5		2	nS	0.4V to 2.4V
t _F	Output Fall Time	0.5		2	nS	2.4V to 0.4V
t _D	Duty Cycle	45		55	%	Measured at 1.5V
t _A	Jitter, Absolute			500	pS	Measured on rising edge at 1.5V.
f _{ST}	Frequency Stabilization from Power-up			3	mS	Assumes full supply voltage reached within 1mS from power-up.
Z _O	AC Output Impedance	20		ohm	Average value during switching transition. Used for determining series termination value.	

IOAPIC Clock Output (Lump Capacitance Test Load = 20pF)

		CPU = 133MHz				
Parameter		Min.	Тур.	Max.	Units	Test Condition/Comment
f	Frequency		33.3		MHz	Frequency generated by crystal oscillator.
t _R	Output Rise Time	0.4		1.6	nS	0.4V to 2.0V
t _F	Output Fall Time	0.4		1.6	nS	2.0V to 0.4V
t _D	Duty Cycle	45		55	%	Measured at 1.25V
t _A	Jitter, Absolute			500	pS	Measured on rising edge at 1.25V.
t _{SK}	Output Skew			175	pS	Measured at 1.25V
f _{ST}	Frequency Stabilization from Power-up			1.5	mS	Assumes full supply voltage reached within 1mS from power-up.
Z _O	AC Output Impedance		20		ohm	Average value during switching transition. Used for determining series termination value.

REF Clock Output (Lump Capacitance Test Load = 20pF)

	CPU = 133MHz					
Parameter		Min.	Тур.	Max.	Units	Test Condition/Comment
f	Frequency		14.3181	8	MHz	Frequency generated by crystal oscillator.
t _R	Output Rise Time	0.5		2	nS	0.4V to 2.4V
t _F	Output Fall Time	0.5		2	nS	2.4V to 0.4V
t _D	Duty Cycle	45		55	%	Measured at 1.5V
t _{jc}	Jitter, Cycle-to-cycle			1	nS	Measured on rising edge at 1.5V.
t _{SK}	Output Skew			1	nS	Measured at 1.5V
f _{ST}	Frequency Stabilization from Power-up			3	mS	Assumes full supply voltage reached within 1mS from power-up.
Z _O	AC Output Impedance		20		ohm	Average value during switching transition. Used for determining series termination value.

Group Skews (CPU and IOAPIC load = 20pF; PCI, 3V66 load = 30pF)

	CPU = 133MHz					
Parameter		Min.	Тур.	Max.	Units	Test Condition/Comment
t _{CPU-3V66}	CPU (66.6MHz) to 3V66	0		1.5	nS	CPU @ 1.25V and 3V66 @ 1.5V
t _{3V66-PCI}	3V66 to PCI	1.5	2.1	4	nS	3V66 and PCI @ 1.5V, 3V66 Leads
[†] CPU-IOAPIC	CPU to IOAPIC	1.5	2.1	4	nS	CPU and IOAPIC @ 1.25V, CPU Leads

Mechanical Dimensions


48 pin SSOP


Symbol	Inc	hes	Millim	Notes					
	Min.	Max.	Min.	Max.	Notes				
Α	.095	.110	2.41	2.79					
A1	.008	.016	0.20	0.41					
b	.008	.0135	0.20	0.34	5				
С	.005	.010	0.13	0.25	5				
D	.620	.630	15.75	16.00	2, 4				
E	.395	.420	10.03	10.67					
E1	.291	.299	7.39	7.59	2				
е	.025	BSC	0.64	BSC					
L	.020	.040	0.51	1.02	3				
N	4	8	48		6				
а	0°	8°	0°	8°					
ccc		.004		0.13					

Notes:

- 1. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- "D" and "E1" do not include mold flash. Mold flash or protrusions shall not exceed .010 inch (0.25mm).
- 3. "L" is the length of terminal for soldering to a substrate.
- 4. Terminal numbers are shown for reference only.
- 5. "b" & "c" dimensions include solder finish thickness.
- 6. Symbol "N" is the maximum number of terminals.







Ordering Information

Product Number	Temperature	Screening	Package	Package Marking
RC7106			48 SSOP	RC7106

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.