


CES7002A

March 1998

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 60V , 0.28A , $R_{DS(ON)}=2\Omega$ @ $V_{GS}=10V$.
 $R_{DS(ON)}=3\Omega$ @ $V_{GS}=5V$.
- High dense cell design for low $R_{DS(ON)}$.
- Rugged and reliable.
- SOT-23 Package.



7

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V_{DS}	60	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous ^a @ $T_J=125^\circ C$ -Pulsed ^b	I_D	280	mA
	I_{DM}	1500	mA
Drain-Source Diode Forward Current ^a	I_S	280	mA
Maximum Power Dissipation ^a	P_D	300	mW
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-65 to 150	$^\circ C$

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	$R_{\theta JA}$	417	$^\circ C/W$
--	-----------------	-----	--------------

CES7002A

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

7

Parameter	Symbol	Condition	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_D=10\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=60\text{V}, \text{V}_{\text{GS}}=0\text{V}$		1		μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}}=\pm20\text{V}, \text{V}_{\text{DS}}=0\text{V}$			±100	nA
ON CHARACTERISTICS^b						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_D=250\mu\text{A}$	1	2.1	2.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}, \text{I}_D=500\text{mA}$		1.2	2	Ω
		$\text{V}_{\text{GS}}=5\text{V}, \text{I}_D=50\text{mA}$		1.7	3	Ω
On-State Drain Current	$\text{I}_{\text{D}(\text{ON})}$	$\text{V}_{\text{DS}}=7\text{V}, \text{V}_{\text{GS}}=10\text{V}$	500			mA
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=7\text{V}, \text{I}_D=200\text{mA}$	80	170		mS
DYNAMIC CHARACTERISTICS^c						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}}=25\text{V}, \text{V}_{\text{GS}}=0\text{V}$ $f=1.0\text{MHz}$		38	50	pF
Output Capacitance	C_{oss}			19	25	pF
Reverse Transfer Capacitance	C_{rss}			3	5	pF
SWITCHING CHARACTERISTICS^c						
Turn-On Delay Time	$t_{\text{D}(\text{ON})}$	$\text{V}_{\text{DD}}=30\text{V},$ $\text{I}_D=200\text{mA},$ $\text{V}_{\text{GS}}=10\text{V},$ $\text{R}_{\text{GEN}}=25\Omega$		23	30	ns
Rise Time	t_r			15	20	ns
Turn-Off Delay Time	$t_{\text{D}(\text{OFF})}$			76	100	ns
Fall Time	t_f			15	20	ns

CES7002A

ELECTRICAL CHARACTERISTICS ($T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ	Max	Unit
DRAIN-SOURCE DIODE CHARACTERISTICS^b						
Diode Forward Voltage	V_{SD}	$V_{GS} = 0\text{V}$, $I_S = 400\text{mA}$		0.8	1.2	V

Notes

- a. Surface Mounted on FR4 Board, $t \leq 10\text{sec}$.
- b. Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2\%$.
- c. Guaranteed by design, not subject to production testing.

7




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Drain Current and Temperature

CES7002A

7




Figure 5. Gate Threshold Variation with Temperature






Figure 6. Breakdown Voltage Variation with Temperature




Ids, Drain-Source Current (A)




Vsd, Body Diode Forward Voltage (V)

Figure 8. Body Diode Forward Voltage Variation with Source Current



Qg, Total Gate Charge (nC)

Figure 9. Gate Charge



Id, Drain Current (A)

Figure 10. Maximum Safe Operating Area

CES7002A





Figure 11. Switching Test Circuit



7

Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve