
2N7002

DMOS Transistors (N-Channel)

SOT-23



Dimensions in inches and (millimeters)

Pin configuration 1 = Gate, 2 = Source, 3 = Drain

FEATURES

- ♦ High input impedance
- ♦ High-speed switching
- ♦ No minority carrier storage time
- ♦ CMOS logic compatible input
- ♦ No minority carrier storage time
- ♦ CMOS logic compatible input
- No thermal runaway
- No secondary breakdown



MECHANICAL DATA

Case: SOT-23 Plastic Package **Weight:** approx. 0.008 g

Marking S72

MAXIMUM RATINGS AND ELECTRICAL CHARACTERISTICS

Ratings at 25 °C ambient temperature unless otherwise specified

	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	60	V
Drain-Gate Voltage	V _{DGS}	60	V
Gate-Source-Voltage (pulsed)	V _{GS}	±20	V
Drain Current (continuous)	I _D	250	mA
Power Dissipation at T _C = 50 °C	P _{tot}	0.3101)	W
Junction Temperature	Tj	150	°C
Storage Temperature Range	TS	-55 to +150	°C
1) Ceramic Substrate 0.7mm; 2.5 cm ² area.	,		

Inverse Diode

	Symbol	Value	Unit
Max. Forward Current (continuous) at T _{amb} = 25 °C	I _F	0.3	Α
Forward Voltage Drop (typ.) at $V_{GS} = 0$, $I_F = 0.3$ A, $T_j = 25$ °C	V _F	0.85	V




2N7002

ELECTRICAL CHARACTERISTICS

Ratings at 25 °C ambient temperature unless otherwise specified

	Symbol	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage at $I_D = 100 \mu A$, $V_{GS} = 0$	V _{(BR)DSS}	60	90	_	V
Gate Threshold Voltage at $V_{GS} = V_{DS}$, $I_D = 1$ mA	V _{GS(th)}	_	2	2.5	V
Gate-Body Leakage Current at $V_{GS} = 15 \text{ V}$, $V_{DS} = 0$	I _{GSS}	_	_	10	nA
Drain Cutoff Current at V _{DS} = 25 V, V _{GS} = 0	I _{DSS}	_	_	0.5	μΑ
Drain-Source ON Resistance at $V_{GS} = 10 \text{ V}$, $I_D = 500 \text{ mA}$	r _{DS(ON)}	_	5	7.5	Ω
Thermal Resistance Junction to Substrate Backside	R _{thSB}	_	_	3201)	K/W
Thermal Resistance Junction to Ambient Air	R _{thJA}	_	_	450 ¹⁾	K/W
Forward Transconductance at $V_{DS} = 10 \text{ V}$, $I_D = 200 \text{ mA}$, $f = 1 \text{ MHz}$	g _m	_	200	_	mS
Input Capacitance at $V_{DS} = 10 \text{ V}$, $V_{GS} = 0$, $f = 1 \text{ MHz}$	C _{iss}	_	60	_	pF
Switching Times at V_{GS} = 10 V, V_{DS} = 10 V, V_{DS} = 100 V_{DS} = 100 Turn-On Time Turn-Off Time	t _{on}	_ _	5 25		ns ns

¹⁾ Device on fiberglass substrate, see layout



Layout for $R_{thJA}\ test$


Thickness: Fiberglass 0.059 in (1.5 mm) Copper leads 0.012 in (0.3 mm)




RATINGS AND CHARACTERISTIC CURVES 2N7002

Admissible power dissipation versus temperature of substrate backside

Device on fiberglass substrate, see layout




Saturation characteristics Pulse test width 80 ms; pulse duty factor 1%.




Output characteristics

Pulse test width 80 ms; pulse duty factor 1%.



Drain-source current versus gate threshold voltage







RATINGS AND CHARACTERISTIC CURVES 2N7002

Drain current versus gate-source voltage


Pulse test width 80 ms; pulse duty factor 1%.




Normalized drain-source current versus temperature



Normalized gate-source voltage versus temperature




Normalized drain-source resistance versus temperature






RATINGS AND CHARACTERISTIC CURVES 2N7002

Drain-source resistance versus gate-source voltage




Transconductance versus drain current

Pulse test width 80 ms; pulse duty factor 1%



Transconductance versus gate-source voltage

Pulse test width 80 ms; pulse duty factor 1%



Capacitance versus drain-source voltage

