
## INTEGRATED CIRCUITS



Product specification Supersedes data of 1998 Jan 19 File under Integrated Circuits, IC02 1999 Jan 13



**TDA6405A** 

TDA6404; TDA6405;

### 5 V mixer/oscillator-PLL synthesizers for hyperband tuners

### FEATURES

- Single chip 5 V mixer/oscillator-PLL synthesizer for hyperband tuners
- I<sup>2</sup>C-bus protocol
- 3 PNP band switch buffers (25 mA)
- 33 V tuning voltage output
- In-lock detector
- 5-level Analog-to-Digital Converter (ADC)
- 15-bit programmable divider
- Programmable reference divider ratio (512, 640 or 1024)
- · Programmable charge pump current
- Balanced mixer with a common emitter input for VHF (single input)
- Balanced mixer with a common base input for UHF (double input)
- · 4-pin common emitter oscillator for VHF
- 4-pin common emitter oscillator for UHF
- IF amplifier with a low output impedance to drive a SAW filter directly (≈2 kΩ load)
- Low power, low radiation, small size

### **APPLICATIONS**

• Hyperband tuners for Europe using a 2-band mixer/oscillator in a switched concept.

#### **GENERAL DESCRIPTION**

The TDA6404, TDA6405 and TDA6405A are programmable 2-band mixer/oscillator-PLL synthesizers intended for VHF/UHF and hyperband tuners (see Fig.1).

The devices include two double balanced mixers and two oscillators for the VHF and UHF band, an IF amplifier and a PLL synthesizer. With proper oscillator application and by using a switchable inductor to split the VHF band into two sub-bands (the full VHF/UHF and hyperband) the TV bands can be covered.

Two pins are available between the mixer output and the IF amplifier input to enable IF filtering for improved signal handling. Three PNP ports are provided for band switching. Band selection is made according to the band switch bits VHFL, VHFH and UHF.



The PLL synthesizer consists of a divide-by-eight prescaler, a 15-bit programmable divider, a 4 MHz crystal oscillator and its programmable reference divider and a phase comparator combined with a charge pump which drives the tuning amplifier, including 33 V output.

Depending on the reference divider ratio (512, 640 or 1024), the phase comparator operates at 7.8125 kHz, 6.25 kHz or 3.90625 kHz.

The devices are controlled according to the I<sup>2</sup>C-bus format. The in-lock detector bit FL is set to logic 1 when the loop is locked and is read on the SDA line (status byte) during a read operation. The ADC input is available for digital Automatic Frequency Control (AFC). The ADC code is read during a read operation on the I<sup>2</sup>C-bus (see Table 9). In test mode, pin ADC is used as a test output for f<sub>REF</sub> and  $\frac{1}{2}$ f<sub>DIV</sub>.

When the charge pump current switch mode is activated and the loop is phase-locked the charge pump current value is automatically switched to LOW. This is to improve carrier-to-noise ratio. The status of this feature can be read in the ACPS flag during a read operation on the I<sup>2</sup>C-bus (see Table 7).

Five serial bytes (including address byte) are required for the I<sup>2</sup>C-bus format to address the devices, select the VCO frequency, program the three PNP ports, set the charge pump current and to set the reference divider ratio. The devices have four independent I<sup>2</sup>C-bus addresses which can be selected by applying a specific voltage on the AS input (see Table 4).

## TDA6404; TDA6405; TDA6405A

### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	supply voltage	operating	4.5	5	5.5	V
I <sub>CC</sub>	supply current	all PNP ports are 'OFF'	-	78	-	mA
f <sub>XTAL</sub>	crystal oscillator frequency	$R_{XTAL} = 25 \text{ to } 150 \Omega$	3.2	4.0	4.48	MHz
I <sub>o(PNP)</sub>	PNP port output current		-	_	25	mA
T <sub>stg</sub>	IC storage temperature		-40	_	+150	°C
T <sub>amb</sub>	operating ambient temperature		-20	_	+85	°C
f <sub>(i)RF</sub>	RF input frequency	VHF band	45.25	_	399.25	MHz
		UHF band	407.25	_	855.25	MHz
G <sub>V</sub>	voltage gain	VHF band	-	27	_	dB
		UHF band	-	38	_	dB
F	noise figure	VHF band	_	8	_	dB
		UHF band	-	8.5	_	dB
Vo	output voltage causing 1% cross	VHF band	-	119	_	dBμV
	modulation in channel	UHF band	_	118	_	dBμV

### ORDERING INFORMATION

TYPE		PACKAGE	
NUMBER	NAME	DESCRIPTION	VERSION
TDA6404TS; TDA6405TS; TDA6405ATS	SSOP28	plastic shrink small outline package; 28 leads; body width 5.3 mm	SOT341-1

### TDA6404; TDA6405; TDA6405A

### **BLOCK DIAGRAM**



### TDA6404; TDA6405; TDA6405A


### PINNING

	Р	IN	
SYMBOL	TDA6404	TDA6405; TDA6405A	DESCRIPTION
UHFIN1	1	28	UHF input 1
UHFIN2	2	27	UHF input 2
VHFIN	3	26	VHF input
RFGND	4	25	RF ground
IFFIL1	5	24	IF filter output 1
IFFIL2	6	23	IF filter output 2
PVHFL	7	22	PNP port output for VHF low band
PVHFH	8	21	PNP port output for VHF high band
PUHF	9	20	PNP port output for UHF band
AS	10	19	address selection input
SDA	11	18	serial data input/output (I <sup>2</sup> C-bus)
SCL	12	17	serial clock input (I <sup>2</sup> C-bus)
ADC	13	16	Analog-to-Digital Converter input/output
СР	14	15	charge pump output
VT	15	14	tuning output
XTAL	16	13	crystal oscillator input
V <sub>CC</sub>	17	12	supply voltage
IFOUT1	18	11	IF amplifier output 1
IFOUT2	19	10	IF amplifier output 2
GND	20	9	ground
UHFOSCIB1	21	8	UHF oscillator base input 1
UHFOSCOC1	22	7	UHF oscillator collector output 1
UHFOSCOC2	23	6	UHF oscillator collector output 2
UHFOSCIB2	24	5	UHF oscillator base input 2
VHFOSCIB1	25	4	VHF oscillator base input 1
VHFOSCOC1	26	3	VHF oscillator collector output 1
VHFOSCOC2	27	2	VHF oscillator collector output 2
VHFOSCIB2	28	1	VHF oscillator base input 2

**TDA6405A** 

TDA6404; TDA6405;

## 5 V mixer/oscillator-PLL synthesizers for hyperband tuners




### FUNCTIONAL DESCRIPTION

The devices are controlled via the  $I^2C$ -bus. For programming, there is one module address (7 bits) and the  $R/\overline{W}$  bit for selecting the read or write mode.

#### Write mode

Data bytes can be sent to the devices after the address transmission (first byte) by setting the  $R/\overline{W}$  bit to logic 0. Four data bytes are needed to fully program the devices. The I<sup>2</sup>C-bus transceiver has an auto-increment facility which permits the programming of the devices within one single transmission (address + 4 data bytes).

The devices can also be partially programmed, providing that the first data byte following the address is divider byte 1 (DB1) or control byte (CB). The bits in the data bytes are defined in Tables 1 and 2.



The first bit of the data byte transmitted indicates whether frequency data (first bit = 0) or control and band switch data (first bit = 1) will follow. Until an  $l^2C$ -bus STOP condition is sent by the controller, additional data bytes can be entered without the need to re-address the devices. The frequency register is loaded after the 8th clock pulse of the second divider byte (DB2). The control register is loaded after the 8th clock pulse of the CB. The band switch register is loaded after the 8th clock pulse of the band switch byte (BB).

## TDA6404; TDA6405; TDA6405A

NAME	BYTE				BI	TS				АСК
	DIIC	MSB							LSB	ACK
Address byte	ADB	1	1	0	0	0	MA1	MA0	$R/\overline{W} = 0$	А
Divider byte 1	DB1	0	N14	N13	N12	N11	N10	N9	N8	А
Divider byte 2	DB2	N7	N6	N5	N4	N3	N2	N1	N0	А
Control byte	СВ	1	CHP	T2	T1	T0	RSA	RSB	OS	А
Band-switch byte	BB	Х	Х	Х	Х	Х	UHF	VHFH	VHFL	А

Table 1	I <sup>2</sup> C-bus mode,	, write data format for the	TDA6404 and TDA6405
---------	----------------------------	-----------------------------	---------------------

Table 2	I <sup>2</sup> C-bus mode,	write data format for the TDA6405A
	r c-bus moue,	

NAME	BYTE				B	ITS				
NAME	DIIC	MSB							LSB	ACK
Address byte	ADB	1	1	0	0	0	MA1	MA0	$R/\overline{W} = 0$	А
Divider byte 1	DB1	0	N14	N13	N12	N11	N10	N9	N8	А
Divider byte 2	DB2	N7	N6	N5	N4	N3	N2	N1	N0	А
Control byte	СВ	1	CHP	T2	T1	Т0	RSA	RSB	OS	А
Band-switch byte	BB	Х	Х	Х	Х	UHF	Х	VHFH	VHFL	А

### I<sup>2</sup>C-bus address selection

The module address contains programmable address bits (MA1 and MA0) which offer the possibility of having several synthesizers (up to 4) in one system by applying a specific voltage on the AS input. The relationship between MA1 and MA0 and the input voltage applied to the AS input is given in Table 4.

SYMBOL	DESCRIPTION
A	acknowledge
MA1 and MA0	programmable address bits (see Table 4)
N14 to N0	programmable divider bits; N = N14 $\times$ 2 <sup>14</sup> + N13 $\times$ 2 <sup>13</sup> + + N1 $\times$ 2 <sup>1</sup> + N0
CHP	charge pump current bit:
	CHP = 0; I <sub>CP</sub> = 60 μA
	CHP = 1; $I_{CP}$ = 280 $\mu$ A (default)
T2, T1 and T0	test bits (see Table 5)
RSA and RSB	reference divider ratio select bits (see Table 6)
OS	tuning amplifier control bit:
	OS = 0; normal operation; tuning voltage is 'ON'
	OS = 1; tuning voltage is 'OFF' (high-impedance)
UHF, VHFH and VHFL	PNP ports control bits:
	bit = 0; buffer n is 'OFF' (default)
	bit = 1; buffer n is 'ON'
Х	don't care bit: may be a logic 0 or a logic 1

## TDA6404; TDA6405; TDA6405A

 Table 4
 Address selection I<sup>2</sup>C-bus

MA1	MA0	VOLTAGE APPLIED ON AS INPUT
0	0	0 to 0.1V <sub>CC</sub>
0	1	open or 0.2V <sub>CC</sub> to 0.3V <sub>CC</sub>
1	0	0.4V <sub>CC</sub> to 0.6V <sub>CC</sub>
1	1	0.9V <sub>CC</sub> to 1.0V <sub>CC</sub>

### Table 5 Test mode

T2	T1	то	TEST MODES
0	0	0	automatic charge pump off
0	0	1	automatic charge pump on; note 1
0	1	Х	charge pump is 'OFF'
1	1	0	charge pump is sinking current
1	1	1	charge pump is sourcing current
1	0	0	f <sub>REF</sub> is available on pin ADC; note 2
1	0	1	$1/_2 f_{\text{DIV}}$ is available on pin ADC; note 2

### Notes

- 1. This is the default mode at Power-on reset.
- 2. The ADC input cannot be used when these test modes are active.

Table 6 Reference divider ratio sele	ct bits
--------------------------------------	---------

RSA	RSB	REFERENCE DIVIDER RATIO	FREQUENCY STEP (kHz)
Х	0	640	6.25
0	1	1024	3.90625
1	1	512	7.8125

### Read mode

Data can be read from the devices by setting the R/W bit to logic 1 (see Tables 7 and 8). After the slave address has been recognized, the devices generate an acknowledge pulse and the first data byte (status byte) is transferred on the SDA line (MSB first). Data is valid on the SDA line during a HIGH-level of the SCL clock signal. A second data byte can be read from the devices if the processor generates an acknowledge on the SDA line (master acknowledge). End of transmission will occur if no master acknowledge occurs. The devices will then release the data line to allow the processor to generate a STOP condition. The POR flag is set to logic 1 at power-on. The flag is reset when an end-of-data is detected by the devices (end of a read sequence). Control of the loop is made possible with the in-lock flag FL which indicates when the loop is locked (FL = 1).

The ACPS flag is LOW when the automatic charge pump switch mode is 'ON' and the loop is locked. In other conditions, ACPS = 1. When ACPS = 0, the charge pump current is forced to the LOW value.

A built-in ADC is available on ADC pin. This converter can be used to apply AFC information to the controller from the IF section of the television. The relationship between the bits A2, A1 and A0 is given in Table 9.

## TDA6404; TDA6405; TDA6405A

	Table <sup>*</sup>	7	Read	data	format
--	--------------------	---	------	------	--------

NAME	BYTE				В	ITS				АСК	
NAME	BTIE	MSB <sup>(1)</sup>							LSB	ACK	
Address byte	ADB	1	1	0	0	0	MA1	MA0	R/W = 1	А	
Status byte	SB	POR	FL	ACPS	1	1	A2	A1	A0	—	

#### Note

1. MSB is transmitted first.

#### Table 8 Description of symbols used in Table 7

SYMBOL	DESCRIPTION
A	acknowledge
POR	Power-on reset flag (POR = 1 at power-on)
FL	in-lock flag (FL = 1 when the loop is locked)
ACPS	automatic charge pump switch flag:
	ACPS = 0; active
	ACPS = 1; not active
A2, A1 and A0	digital outputs of the 5-level ADC (see Table 9)

### Table 9 Analog-to-digital converter levels; note 1

A2	A1	A0	VOLTAGE APPLIED ON ADC INPUT
1	0	0	0.60V <sub>CC</sub> to 1.00V <sub>CC</sub>
0	1	1	0.45V <sub>CC</sub> to 0.60V <sub>CC</sub>
0	1	0	0.30V <sub>CC</sub> to 0.45V <sub>CC</sub>
0	0	1	0.15V <sub>CC</sub> to 0.30V <sub>CC</sub>
0	0	0	0 to 0.15V <sub>CC</sub>

#### Note

1. Accuracy is  $\pm 0.03 V_{CC}$ .

### Power-on reset

The power-on detection threshold voltage  $V_{POR}$  is set to  $V_{CC} = 2 V$  at room temperature. Below this threshold, the device is reset to the power-on state.

At power-on state, the charge pump current is set to 280  $\mu$ A, the tuning voltage output is disabled, the test bits T2, T1 and T0 are set to logic 001 (automatic charge pump switch 'ON') and RSB is set to logic 1.

PUHF is 'OFF', which means that the UHF oscillator and the UHF mixer are switched off. Consequently, the VHF oscillator and the VHF mixer are switched on. PVHFL and PVHFH are 'OFF', which means that the VHF tank circuit is working in the VHF I sub-band. The tuning amplifier is switched off until the first transmission. In that case, the tank circuit in VHF I is supplied with the maximum tuning voltage. The oscillator is therefore working at the end of the VHF I sub-band.

### TDA6404; TDA6405; TDA6405A

Table 10 Default bits at Power-on reset

NAME	BYTE				Bľ	тѕ			
NAME	BTIE	MSB							LSB
Address byte	ADB	1	1	0	0	0	MA1	MA0	Х
Divider byte 1	DB1	0	Х	Х	Х	Х	Х	Х	Х
Divider byte 2	DB2	Х	Х	Х	Х	Х	Х	Х	Х
Control byte	СВ	1	1	0	0	1	Х	1	0
Band-switch byte	BB	Х	Х	Х	Х	0	0	0	0

### LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134) (note 1).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
V <sub>CC</sub>	supply voltage	-0.3	+6	V
V <sub>O(n)</sub>	output voltage on pins PVHFL, PVHFH and PUHF	-0.3	+6	V
I <sub>O(n)</sub>	output current on pins PVHFL, PVHFH and PUHF	-1	+30	mA
V <sub>O(CP</sub> )	charge pump output voltage	-0.3	+6	V
V <sub>O(VT)</sub>	tuning output voltage	-0.3	+35	V
V <sub>I/O(ADC)</sub>	ADC input/output voltage	-0.3	+6	V
V <sub>I(SCL)</sub>	serial clock input voltage	-0.3	+6	V
V <sub>I/O(SDA)</sub>	serial data input/output voltage	-0.3	+6	V
I <sub>O(SDA)</sub>	data output current	-1	+10	mA
V <sub>I(AS)</sub>	address selection input voltage	-0.3	+6	V
V <sub>I(XTAL)</sub>	crystal oscillator input voltage	-0.3	+6	V
I <sub>O(n)</sub>	output current of each pin to ground:			
	for TDA6404, pins 1 to 6 and 17 to 28	-	-10	mA
	for TDA6405 and TDA6405A, pins 1 to 12 and 23 to 28	-	-10	mA
t <sub>sc(max)</sub>	maximum short-circuit time (all pins to $V_{CC}$ and all pins to GND, RFGND)	-	10	s
T <sub>stg</sub>	IC storage temperature	-40	+150	°C
T <sub>amb</sub>	operating ambient temperature	-20	+85	°C
Tj	junction temperature	_	150	°C

#### Note

1. Maximum ratings can not be exceeded, not even momentarily without causing irreversible IC damage. Maximum ratings can not be accumulated.

#### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
R <sub>th(j-a)</sub>	thermal resistance from junction to ambient	in free air	85	K/W

## TDA6404; TDA6405; TDA6405A

### CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply (T	<sub>amb</sub> = 25 °C)		1		1	1
V <sub>CC</sub>	supply voltage		4.5	5	5.5	V
I <sub>CC</sub>	supply current at $V_{CC} = 5 V$	all PNP ports are 'OFF'	_	78	86	mA
		one PNP port is 'ON', sourcing 25 mA	_	110	121	mA
PLL Synth	nesizer part (V <sub>CC</sub> = 4.5 to 5.5	$V; T_{amb} = -20$ to +85 °C; unless other	wise spe	cified)		
FUNCTIONA	AL RANGE					
V <sub>POR</sub>	Power-on reset voltage	below this supply voltage Power-on reset becomes active; see Table 10	1.5	2.0	-	V
D/D	divider ratio	15-bit frequency word	256	-	32767	
f <sub>XTAL</sub>	crystal oscillator frequency	$R_{XTAL}$ = 25 to 150 $\Omega$	3.2	4	4.48	MHz
Z <sub>XTAL</sub>	input impedance	f <sub>XTAL</sub> = 4 MHz	600	1200	-	Ω
PNP PORT	S			·	•	•
I <sub>L(off)</sub>	leakage current	V <sub>CC</sub> = 5.5 V; V <sub>PNPn</sub> = 0	-10	-	-	μA
V <sub>O(sat)</sub>	output saturation voltage	one PNP port is 'ON', sourcing 25 mA; $V_{PNPn(sat)} = V_{CC} - V_{PNPn}$	-	0.25	0.4	V
ADC INPUT	Γ				•	•
VI	ADC input voltage	see Table 9	0	-	V <sub>CC</sub>	V
I <sub>IH</sub>	HIGH-level input current	$V_{ADC} = V_{CC}$	-	-	10	μΑ
IIL	LOW-level input current	$V_{ADC} = 0$	-10	_	_	μA
Address s	SELECTION INPUT (AS)					
V <sub>IL</sub>	LOW-level input voltage		0	-	1.5	V
V <sub>IH</sub>	HIGH-level input voltage		3	_	5.5	V
I <sub>IH</sub>	HIGH-level input current	V <sub>AS</sub> = 5.5 V	_	_	10	μA
IIL	LOW-level input current	$V_{AS} = 0$	-10	_	-	μA
SCL AND S	SDA INPUTS					
V <sub>IL</sub>	LOW-level input voltage		0	-	1.5	V
V <sub>IH</sub>	HIGH-level input voltage		3.0	-	5.5	V
I <sub>IH</sub>	HIGH-level input current	$V_{bus} = 5.5 V; V_{CC} = 0$	_	_	10	μA
		$V_{bus} = 5.5 \text{ V}; V_{CC} = 5.5 \text{ V}$	_	_	10	μA
IIL	LOW-level input current	$V_{bus} = 1.5 V; V_{CC} = 0$	-	-	10	μA
		$V_{bus} = 0; V_{CC} = 5.5 V$	-10	_	_	μA
f <sub>SCL</sub>	serial clock frequency		-	100	150	kHz
SDA OUTP	UT					
IL	leakage current	$V_{SDA} = 5.5 V$	_	-	10	μA
Vo	output voltage	I <sub>SDA</sub> = 3 mA (sink current)	_	-	0.4	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
CHARGE PL	ле оитрит (CP)			1	1	
I <sub>IH</sub>	HIGH-level input current	CHP = 1	_	280	-	μA
I <sub>IL</sub>	LOW-level input current	CHP = 0	_	60	_	μA
Vo	output voltage	PLL is locked; T <sub>amb</sub> = 25 °C	_	1.95	_	V
I <sub>L(off)</sub>	off-state leakage current	T2 = 0; T1 = 1	-15	-0.5	+15	nA
	LTAGE OUTPUT (VT)		1	•		1
I <sub>L(off)</sub>	off-state leakage current	OS = 1; tuning supply = 33 V	_	-	10	μA
Vo	output voltage when the loop is closed	OS = 0; T2 = 0; T1 = 0; T0 = 1; R <sub>L</sub> = 27 kΩ; tuning supply = 33 V	0.2	-	32.7	V
Mixer/osci	illator part (V <sub>CC</sub> = 5 V; T <sub>amb</sub>	= 25 °C; unless otherwise specified); m	easured	in Fig.11		
IF AMPLIFIE	R					
S <sub>22</sub>	1	magnitude at 36.15 MHz; $Z_0 = 50 \Omega$	_	-12.5	_	dB
-22		phase at 36.15 MHz; $Z_0 = 50 \Omega$	_	1.41	-	deg
R <sub>s</sub>	real part of $Z_0 = R_s + j\omega L_s$	R <sub>s</sub> at 36.15 MHz	_	81		Ω
L <sub>s</sub>	imaginary part of	$L_s$ at 36.15 MHz	_	9.5	_	nH
3	$Z_0 = R_s + j\omega L_s$	3				
VHF MIXER	(INCLUDING IF AMPLIFIER)					
f <sub>i(RF)</sub>	RF input frequency	picture carrier frequency	45.25	-	399.25	MHz
F	noise figure	f <sub>RF</sub> = 50 MHz; see Figs 8 and 9	_	7	9	dB
		f <sub>RF</sub> = 150 MHz; see Figs 8 and 9	_	8	10	dB
		f <sub>RF</sub> = 300 MHz;	-	9	11	dB
g <sub>os</sub>	optimum source	f <sub>RF</sub> = 50 MHz	-	0.7	-	mS
	conductance for noise	f <sub>RF</sub> = 150 MHz	-	0.9	-	mS
	figure	f <sub>RF</sub> = 300 MHz	-	1.5	-	mS
9i	input conductance	f <sub>RF</sub> = 45.25 MHz	_	0.25	-	mS
		f <sub>RF</sub> = 399.25 MHz	-	0.5	-	mS
C <sub>i</sub>	input capacitance	f <sub>RF</sub> = 45.25 to 399.25 MHz	_	2	-	pF
Vo	output voltage causing 1%	f <sub>RF</sub> = 45.25 MHz; see Fig.6	116	119	-	dBµV
	cross modulation in channel	f <sub>RF</sub> = 399.25 MHz; see Fig.6	116	119	-	dBμV
Vi	input voltage causing pulling in channel (750 Hz)	f <sub>RF</sub> = 399.25 MHz; note 1	-	88	-	dBμV
G <sub>V</sub>	voltage gain	f <sub>RF</sub> = 45.25 MHz; see Fig.4	24.5	27	29.5	dB
		f <sub>RF</sub> = 399.25 MHz; see Fig.4	24.5	27	29.5	dB
VHF oscil	LATOR					
f <sub>osc</sub>	oscillator frequency		84.15		438.15	MHz
$\Delta f_{osc(V)}$	oscillator frequency shift with supply voltage	$\Delta V_{CC}$ = 5%; worst case in the frequency range; note 2	-	100	200	kHz
		$\Delta V_{CC}$ = 10%; worst case in the frequency range; note 2	-	200	_	kHz
	•					

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\Delta f_{osc(T)}$	oscillator frequency drift	$\Delta T = 25 \ ^{\circ}C$ with compensation; worst	-	1300	2000	kHz
	with temperature	case in the frequency range; note 3				
$\Delta f_{osc(t)}$	oscillator frequency drift with time	with compensation; worst case in the frequency range; note 4	-	600	900	kHz
$\Phi_{\rm OSC}$	phase noise, carrier to noise sideband	$\pm$ 100 kHz frequency offset; worst case in the frequency range	-	106	-	dBc/Hz
RSC <sub>(p-p)</sub>	ripple susceptibility of V <sub>CC</sub> (peak-to-peak value)	$V_{CC}$ = 5 V; worst case in the frequency range; ripple frequency 500 kHz; note 5	15	40	-	mV
UHF MIXER	R (INCLUDING IF AMPLIFIER)				•	
f <sub>i(RF)</sub>	RF input frequency	picture carrier frequency	407.25	-	855.25	MHz
F	noise figure	f <sub>RF</sub> = 407.25 MHz; not corrected for image; see Fig.10	-	8	10	dB
		f <sub>RF</sub> = 855.25 MHz; not corrected for image; see Fig.10	-	9	11	dB
R <sub>s</sub>	real part of $Z_i = R_s + j\omega L_s$	f <sub>RF</sub> = 407.25 MHz	-	30	-	Ω
		f <sub>RF</sub> = 855.25 MHz	_	38	-	Ω
L <sub>s</sub>	imaginary part of	f <sub>RF</sub> = 407.25 MHz	-	9	-	nH
	$Z_i = R_s + j\omega L_s$	f <sub>RF</sub> = 855.25 MHz	_	6	-	nH
Vo	output voltage causing 1%	f <sub>RF</sub> = 407.25 MHz; see Fig.7	116	119	-	dBµV
	cross modulation in channel	f <sub>RF</sub> = 855.25 MHz; see Fig.7	114	117	-	dBμV
Vi	input voltage causing pulling in channel (750 Hz)	f <sub>RF</sub> = 855.25 MHz; note 1	-	78	-	dBμV
G <sub>V</sub>	voltage gain	f <sub>RF</sub> = 407.25 MHz; see Fig.5	35	38	41	dB
		f <sub>RF</sub> = 855.25 MHz; see Fig.5	35	38	41	dB
UHF OSCIL	LATOR				•	
f <sub>osc</sub>	oscillator frequency		446.15	_	894.15	MHz
$\Delta f_{\text{osc(V)}}$	oscillator frequency shift with supply voltage	$\Delta V_{CC}$ = 5%; worst case in the frequency range; note 2	-	30	80	kHz
		$\Delta V_{CC}$ = 10%; worst case in the frequency range; note 2	-	80	-	kHz
$\Delta f_{osc(T)}$	oscillator frequency drift with temperature	$\Delta T = 25 \text{ °C}$ ; with compensation; worst case in the frequency range; note 3	-	600	1000	kHz
$\Delta f_{\text{osc}(t)}$	oscillator frequency drift with time	with compensation; worst case in the frequency range; note 4	-	200	400	kHz
$\Phi_{\rm OSC}$	phase noise, carrier to noise sideband	±100 kHz frequency offset; worst case in the frequency range	-	106	-	dBc/Hz
RSC <sub>(p-p)</sub>	ripple susceptibility of V <sub>CC</sub> (peak-to-peak value)	$V_{CC} = 5$ V; worst case in the frequency range; ripple frequency 500 kHz; note 5	15	20	-	mV

## TDA6404; TDA6405; TDA6405A

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
REJECTION	AT THE IF AMPLIFIER OUTPUT					
INT <sub>DIF</sub>	level of divider interferences in the IF signal	note 6	-	20	-	dBμV
INTR <sub>XTAL</sub>	crystal oscillator interferences rejection	note 7	60	-	_	dBc
INTRF <sub>REF</sub>	reference frequency rejection	note 8	50	-	-	dBc
INT <sub>CHX</sub>	channel x beat	note 9	60	-	_	dBc
INT <sub>S02</sub>	S02 beat	note 10	66	_	_	dBc

### Notes

1. This is the level of the RF signal (100% amplitude modulated with 11.89 kHz) that causes a 750 Hz frequency deviation on the oscillator signal; it produces sidebands 30 dB below the level of the oscillator signal.

- The frequency shift is defined as the change of the oscillator frequency when the supply voltage varies from V<sub>CC</sub> = 5 to 4.75 V (4.5 V) or from V<sub>CC</sub> = 5 to 5.25 V (5.5 V). The oscillator is free-running during this measurement.
- 3. The frequency drift is defined as the change of the oscillator frequency when the ambient temperature varies from  $T_{amb} = 25$  to 0 °C or from  $T_{amb} = 25$  to 50 °C. The oscillator is free-running during this measurement.
- 4. The switching on drift is defined as the change of the oscillator frequency between 5 seconds and 15 minutes after switching on. The oscillator is free-running during this measurement.
- The ripple susceptibility is measured for a 500 kHz ripple at the IF amplifier output using the measurement circuit; the level of the ripple signal is increased until a difference of 53.5 dB between the IF carrier set at 100 dBμV and the sideband components is reached.
- 6. This is the level of divider interferences close to the IF frequency. For example:

Ch S1:  $f_{osc} = 144.15$  MHz and  $\frac{1}{4}f_{osc} = 36.0375$  MHz.

Ch S2:  $f_{osc} = 151.15$  MHz and  $\frac{1}{4}f_{osc} = 37.7875$  MHz.

Ch S14:  $f_{osc}$  = 291.15 MHz and  $\frac{1}{8}f_{osc}$  = 36.39375 MHz.


The VHF RF input must be left open (i.e. not connected to any load or cable).


The UHF RF inputs are connected to a hybrid.


- Crystal oscillator interference means the 4 MHz sidebands caused by the crystal oscillator. The rejection should be >60 dB for an IF output signal of 100 dBμV.
- 8. The reference frequency rejection is the level of reference frequency sidebands related to the sound subcarrier. The rejection should be >50 dB for an IF output signal of 100 dB $\mu$ V, f<sub>REF</sub> = 7.8125 kHz.
- Channel x beat: picture carrier frequency (69.25 MHz) and sound carrier frequency (74.75 MHz) both at 80 dBμV, f<sub>osc</sub> at 108.15 MHz. The rejection of the interfering product RF picture carrier frequency + RF sound carrier frequency – f<sub>osc</sub> at 35.85 MHz should be >60 dB.
- 10. Channel S02: picture carrier frequency is 76.25 MHz at 80 dBµV,  $f_{osc}$  = 115.15 MHz. The rejection of  $f_{osc}$  – 2 ×  $f_{IF}$  = 37.35 MHz should be >66 dB.


## TDA6404; TDA6405; TDA6405A


### TEST AND APPLICATION INFORMATION




















TDA6405A

TDA6404; TDA6405;

# 5 V mixer/oscillator-PLL synthesizers for hyperband tuners

### Component values for measurement circuit

 Table 11
 Capacitors (all SMD and NP0 unless otherwise specified)

COMPONENT	VALUE		
C1	1 nF		
C2	150 pF		
C3	1 nF		
C4	2.2 pF (N750)		
C5	4.7 nF		
C6	1 nF		
C7	2.2 pF (N750)		
C8	2.2 pF (N750)		
C9	100 pF (N750)		
C10	4.7 nF		
C11	15 pF		
C12	1 pF (N750)		
C13	15 pF		
C14	1 pF (N750)		
C15	47 pF		
C16	1 pF (N750)		
C17	1 pF (N750)		
C18	10 pF (N750)		
C19	1 nF		
C20	1 nF		
C21	18 pF		
C22	10 nF		
C23	18 pF		
C24	10 nF		
C25	100 nF		
C26	2.2 nF		
C27	10 µF (16 V; electrolytic)		
C28	10 µF (16 V; electrolytic)		
C29	10 nF		
C30	4.7 nF		

COMPONENT	VALUE
R1	1.5 kΩ
R2	22 kΩ
R3	22 kΩ
R4	1.5 kΩ
R5	2.7 kΩ
R6	22 kΩ
R7	22 kΩ
R8	330 Ω
R9	4.7 kΩ
R10	330 Ω
R11	330 Ω
R12	330 Ω
R13	330 Ω
R14	22 kΩ
R15	33 kΩ
R16	22 kΩ
R17	1.2 kΩ
R18	1 kΩ
R19	330 Ω
R20	68 kΩ
R21	22 kΩ

50 Ω

Table 12 Resistors (all SMD)

Г

R22

## TDA6404; TDA6405; TDA6405A

### Table 13 Diodes and ICs

COMPONENT	VALUE
D1	BB149
D2	BB152
D3	BA792
D4	BB149
D5	LED-3R
D6	LED-3Y
D7	LED-3G
IC	TDA6404; TDA6405; TDA6405A

### Table 15 Transformer

COMPONENT	VALUE
L3	23 turns (TOKO, wire 0.07 mm)
L7	N1 = $2 \times 5$ turns N2 = 2 turns (TOKO, wire 0.09 mm)

### Table 16 Crystal

	COMPONENT	VALUE	
>	(1	4 MHz	

### Table 17 Transistors

COMPONENT	VALUE
TR1	BC847B
TR2	BC847B

### Table 14 Coils

COMPONENT	VALUE
L1	1 μH (inductor)
L2	30 nH
L4	80 nH
L5	16 nH
L6	30 nH
L8	80 nH
L9	80 nH

## TDA6404; TDA6405; TDA6405A

### INTERNAL PIN CONFIGURATION

SYMDOL	PIN				OC VOLTAGE V)
SYMBOL	TDA6404	TDA6405: TDA6405A	CONFIGURATION <sup>(1)</sup>	VHF	UHF
UHFIN1	1	28		note 2	1.0
UHFIN2	2	27	(1) (28) (27) MGE704	note 2	1.0
VHFIN	3	26		1.9	note 2
RFGND	4	25	(25) MGE706	0.0	0.0
IFFIL1	5	24		3.4	3.4
IFFIL2	6	23	(24) (5) (6) (23) (24) (5) (6) (23) (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)	3.4	3.4
PVHFL	7	22		0.0 or (V <sub>CC</sub> – V <sub>CE</sub> )	0.0
PVHFH	8	21		(V <sub>CC</sub> – V <sub>CE</sub> ) or 0.0	0.0
PUHF	9	20	(22) (21) (21) (20) MGK814	0.0	(V <sub>CC</sub> – V <sub>CE</sub> )

SYMBOL	PIN		CONFIGURATION <sup>(1)</sup>		DC VOLTAGE (V)
STMBOL	TDA6404	TDA6405: TDA6405A	CONFIGURATION	VHF	UHF
AS	10	19	(10) (19) MGK815	V <sub>AS</sub>	V <sub>AS</sub>
SDA	11	18	(1) (18) <i>MGK816</i>	note 2	note 2
SCL	12	17	(12) (17) MGK817	note 2	note 2
ADC	13	16	(16) (16) MGK818	1.9	1.9
СР	14	15	14 (15) <i>MGK819</i>	1.9	1.9

SYMBOL	PIN		CONFIGURATION <sup>(1)</sup>		DC VOLTAGE (V)
SYMBOL	TDA6404	TDA6405: TDA6405A	CONFIGURATION	VHF	UHF
VT	15	14	(14) (14) мдкв20	V <sub>VT</sub>	V <sub>VT</sub>
XTAL	16	13	(13) MGK821	3.0	3.0
V <sub>CC</sub>	17	12	supply voltage	5.0	5.0
IFOUT1	18	11		2.2	2.2
IFOUT2	19	10	18 (19) (11) (10) МСКВ22	2.2	2.2
GND	20	9	(9) 777. (9) MGK823	0.0	0.0
UHFOSCIB1	21	8		note 2	1.9
UHFOSCOC1	22	7		note 2	2.5
UHFOSCOC2	23	6		note 2	2.5
UHFOSCIB2	24	5	(8) (8) (5) (5) (5) (5) (5) (5)	note 2	1.9

### TDA6404; TDA6405; TDA6405A

SYMPOL	Р	IN AVERAGE DC V (V)			
SYMBOL	TDA6404	TDA6405: TDA6405A	CONFIGURATION <sup>(1)</sup>	VHF	UHF
VHFOSCIB1	25	4		2.0	note 2
VHFOSCOC1	26	3		2.7	note 2
VHFOSCOC2	27	2	$(2) \qquad \qquad$	2.7	note 2
VHFOSCIB2	28	1	(25) (4) (4) (1) (1) (1) (1) (1) (1)	2.0	note 2


#### Notes

1. The pin numbers in parenthesis represent the TDA6405 and TDA6405A.

2. Not applicable.

## TDA6404; TDA6405; TDA6405A

### PACKAGE OUTLINE



#### Product specification

**TDA6405A** 

TDA6404; TDA6405;

# 5 V mixer/oscillator-PLL synthesizers for hyperband tuners

### SOLDERING

#### Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

#### **Reflow soldering**

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

#### Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
  - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
  - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320  $^\circ\text{C}.$ 

### TDA6404; TDA6405; TDA6405A

#### Suitability of surface mount IC packages for wave and reflow soldering methods

DACKAOF	SOLDERING METHOD		
PACKAGE	WAVE	REFLOW <sup>(1)</sup>	
BGA, SQFP	not suitable	suitable	
HLQFP, HSQFP, HSOP, HTSSOP, SMS	not suitable <sup>(2)</sup>	suitable	
PLCC <sup>(3)</sup> , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended <sup>(3)(4)</sup>	suitable	
SSOP, TSSOP, VSO	not recommended <sup>(5)</sup>	suitable	

#### Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

## Product specification

### TDA6404; TDA6405; TDA6405A

### DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
Limiting values	
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.	
Application information	
Where application information is given, it is advisory and does not form part of the specification.	

### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

### PURCHASE OF PHILIPS I<sup>2</sup>C COMPONENTS



Purchase of Philips I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C system provided the system conforms to the I<sup>2</sup>C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

### TDA6404; TDA6405; TDA6405A

NOTES

### TDA6404; TDA6405; TDA6405A

NOTES

## Philips Semiconductors – a worldwide company

Argentina: see South America Australia: 34 Waterloo Road, NORTH RYDE, NSW 2113, Tel. +61 2 9805 4455, Fax. +61 2 9805 4466 Austria: Computerstr 6 A-1101 WIEN P.O. Box 213 Tel. +43 1 60 101 1248, Fax. +43 1 60 101 1210 Belarus: Hotel Minsk Business Center, Bld. 3, r. 1211, Volodarski Str. 6, 220050 MINSK, Tel. +375 172 20 0733, Fax. +375 172 20 0773 Belgium: see The Netherlands Brazil: see South America Bulgaria: Philips Bulgaria Ltd., Energoproject, 15th floor, 51 James Bourchier Blvd., 1407 SOFIA, Tel. +359 2 68 9211, Fax. +359 2 68 9102 Canada: PHILIPS SEMICONDUCTORS/COMPONENTS, Tel. +1 800 234 7381, Fax. +1 800 943 0087 China/Hong Kong: 501 Hong Kong Industrial Technology Centre, 72 Tat Chee Avenue, Kowloon Tong, HONG KONG, Tel. +852 2319 7888, Fax. +852 2319 7700 Colombia: see South America Czech Republic: see Austria Denmark: Sydhavnsgade 23, 1780 COPENHAGEN V, Tel. +45 33 29 3333, Fax. +45 33 29 3905 Finland: Sinikalliontie 3, FIN-02630 ESPOO, Tel. +358 9 615 800, Fax. +358 9 6158 0920 France: 51 Rue Carnot, BP317, 92156 SURESNES Cedex, Tel. +33 1 4099 6161, Fax. +33 1 4099 6427 Germany: Hammerbrookstraße 69, D-20097 HAMBURG, Tel. +49 40 2353 60, Fax. +49 40 2353 6300 Greece: No. 15, 25th March Street, GR 17778 TAVROS/ATHENS, Tel. +30 1 489 4339/4239, Fax. +30 1 481 4240 Hungary: see Austria India: Philips INDIA Ltd, Band Box Building, 2nd floor, 254-D, Dr. Annie Besant Road, Worli, MUMBAI 400 025, Tel. +91 22 493 8541, Fax. +91 22 493 0966 Indonesia: PT Philips Development Corporation, Semiconductors Division, Gedung Philips, Jl. Buncit Raya Kav.99-100, JAKARTA 12510, Tel. +62 21 794 0040 ext. 2501, Fax. +62 21 794 0080 Ireland: Newstead, Clonskeagh, DUBLIN 14 Tel. +353 1 7640 000, Fax. +353 1 7640 200 Israel: RAPAC Electronics, 7 Kehilat Saloniki St, PO Box 18053, TEL AVIV 61180, Tel. +972 3 645 0444, Fax. +972 3 649 1007 Italy: PHILIPS SEMICONDUCTORS, Piazza IV Novembre 3, 20124 MILANO, Tel. +39 2 6752 2531, Fax. +39 2 6752 2557 Japan: Philips Bldg 13-37, Kohnan 2-chome, Minato-ku, TOKYO 108-8507, Tel. +81 3 3740 5130, Fax. +81 3 3740 5077 Korea: Philips House, 260-199 Itaewon-dong, Yongsan-ku, SEOUL, Tel. +82 2 709 1412, Fax. +82 2 709 1415 Malaysia: No. 76 Jalan Universiti, 46200 PETALING JAYA, SELANGOR, Tel. +60 3 750 5214, Fax. +60 3 757 4880 Mexico: 5900 Gateway East, Suite 200, EL PASO, TEXAS 79905, Tel. +9-5 800 234 7381, Fax +9-5 800 943 0087

For all other countries apply to: Philips Semiconductors, International Marketing & Sales Communications, Building BE-p, P.O. Box 218, 5600 MD EINDHOVEN, The Netherlands, Fax. +31 40 27 24825

Middle East: see Italy

Netherlands: Postbus 90050, 5600 PB EINDHOVEN, Bldg. VB, Tel. +31 40 27 82785, Fax. +31 40 27 88399 New Zealand: 2 Wagener Place, C.P.O. Box 1041, AUCKLAND, Tel. +64 9 849 4160, Fax. +64 9 849 7811 Norway: Box 1, Manglerud 0612, OSLO,

Tel. +47 22 74 8000, Fax. +47 22 74 8341

### Pakistan: see Singapore

Philippines: Philips Semiconductors Philippines Inc., 106 Valero St. Salcedo Village, P.O. Box 2108 MCC, MAKATI, Metro MANILA, Tel. +63 2 816 6380, Fax. +63 2 817 3474

Poland: Ul. Lukiska 10, PL 04-123 WARSZAWA, Tel. +48 22 612 2831, Fax. +48 22 612 2327

Portugal: see Spain

Romania: see Italy

Russia: Philips Russia, Ul. Usatcheva 35A, 119048 MOSCOW, Tel. +7 095 755 6918, Fax. +7 095 755 6919

Singapore: Lorong 1, Toa Payoh, SINGAPORE 319762,

Tel. +65 350 2538, Fax. +65 251 6500

Slovakia: see Austria Slovenia: see Italy

**South Africa:** S.A. PHILIPS Pty Ltd., 195-215 Main Road Martindale, 2092 JOHANNESBURG, P.O. Box 7430 Johannesburg 2000, Tel. +27 11 470 5911, Fax. +27 11 470 5494

South America: Al. Vicente Pinzon, 173, 6th floor, 04547-130 SÃO PAULO, SP, Brazil, Tel. +55 11 821 2333, Fax. +55 11 821 2382

Spain: Balmes 22, 08007 BARCELONA, Tel. +34 93 301 6312, Fax. +34 93 301 4107

Sweden: Kottbygatan 7, Akalla, S-16485 STOCKHOLM, Tel. +46 8 5985 2000, Fax. +46 8 5985 2745

**Switzerland:** Allmendstrasse 140, CH-8027 ZÜRICH, Tel. +41 1 488 2741 Fax. +41 1 488 3263

Taiwan: Philips Semiconductors, 6F, No. 96, Chien Kuo N. Rd., Sec. 1, TAIPEI, Taiwan Tel. +886 2 2134 2865, Fax. +886 2 2134 2874

Thailand: PHILIPS ELECTRONICS (THAILAND) Ltd., 209/2 Sanpavuth-Bangna Road Prakanong, BANGKOK 10260, Tel. +66 2 745 4090, Fax. +66 2 398 0793

Turkey: Talatpasa Cad. No. 5, 80640 GÜLTEPE/ISTANBUL, Tel. +90 212 279 2770, Fax. +90 212 282 6707

Ukraine: PHILIPS UKRAINE, 4 Patrice Lumumba str., Building B, Floor 7, 252042 KIEV, Tel. +380 44 264 2776, Fax. +380 44 268 0461

United Kingdom: Philips Semiconductors Ltd., 276 Bath Road, Hayes, MIDDLESEX UB3 5BX, Tel. +44 181 730 5000, Fax. +44 181 754 8421 United States: 811 East Arques Avenue, SUNNYVALE, CA 94088-3409, Tel. +1 800 234 7381, Fax. +1 800 943 0087

Uruguay: see South America

Vietnam: see Singapore

Yugoslavia: PHILIPS, Trg N. Pasica 5/v, 11000 BEOGRAD, Tel. +381 11 62 5344, Fax.+381 11 63 5777

Internet: http://www.semiconductors.philips.com

© Philips Electronics N.V. 1999

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

545004/750/02/pp32

Date of release: 1999 Jan 13

Document order number: 9397 750 04901

SCA61

Let's make things better.





Copyright © Each Manufacturing Company.

All Datasheets cannot be modified without permission.

This datasheet has been download from :

www.AllDataSheet.com

100% Free DataSheet Search Site.

Free Download.

No Register.

Fast Search System.

www.AllDataSheet.com