

## Advance Information Full Bridge Pre-Driver

The MC33253 is a full bridge driver including integrated charge pump, two independent high and low side driver channels.

The high and low side drivers include a cross conduction suppression circuit, which, if enabled, prevents the external power FETs from being on at the same time.

The drive outputs are capable to source and sink 1 A pulse peak current. The low side channel is referenced to ground, the high side channel is floating above ground.

A linear regulator provides a maximum of 15.5V to supply the low side gate driver stages. The high side driver stages are supplied with a 10V charge pump voltage. Such built-in feature, associated to external capacitor provides a full floating high side drive.

An under- and over-voltage protection prevents erratic system operation at abnormal supply voltages. Under fault, these functions force the driver stages into off state.

The logic inputs are compatible with standard CMOS or LSTTL outputs. The input hysteresis makes the output switching time independent of the input transition time.

The global enable logic signal can be used to disable the charge pump and all the bias circuit. The net advantage is the reduction of the quiescent supply current to under 10 $\mu$ A. To wake up the circuit, 5 V has to be provided at G\_EN. A built-in single supply operational amplifier could be used to feedback information from the output load to the external MCU.


- V<sub>CC</sub> Operating Voltage Range from 5.5 V up to 55 V
- V<sub>CC2</sub> Operating Voltage Range from 5.5 V up to 28 V
- Automotive Temperature Range -40°C to 125°C
- 1A Pulse Current Output Driver
- Fast PWM Capability
- Built-In Charge Pump
- Cross Conduction Suppression Circuit

MC33253					
55 VOLTS					
SEMICONDUCTOR TECHNICAL DATA					
28 Januaran 1					
<b>DW SUFFIX</b> PLASTIC PACKAGE CASE 751F-05					
PIN CONNECTIONS (TOP VIEW) CASE 751F-05					
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$					

ORDERING INFORMATION					
Device	Temperature Range	Package			
PC33253DW	-40°C to +125°C	SOIC28			

This document contains information on a new product. Specifications and information herein are

#### Freescale Semiconductor, Inc. Figure 1. Principal Building Blocks



# ABSOLUTE MAXIMUM RATINGS Absolute Maximum Hatings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to GND.

Rating	Symbol	Min	Max	Unit	
Supply Voltage1	V <sub>CC</sub>	-0.3	65	V	
Supply Voltage2 (NOTE 1)	V <sub>CC2</sub>	-0.3	35	V	
Linear Regulator Output Voltage	V <sub>LR_out</sub>	-0.3	18	V	
High Side Floating Supply Absolute Voltage	V <sub>CP_OUT</sub>	-0.3	65	V	
High Side Floating Source Voltage	V <sub>SRC_HS</sub>	-0.3	65	V	
High Side Gate Voltage	V <sub>GATE_HS</sub>	-0.3	65	V	
High Side Gate Source Voltage	V <sub>GATE_HS</sub> - V <sub>SRC_HS</sub>	-0.3	20	V	
High Side Source Current from Cpout in Switch On State	۱ <sub>S</sub>		250	mA	
High Side Floating Supply Gate Voltage	V <sub>CP_OUT</sub> - V <sub>GATE_HS</sub>	-0.3	65	V	
Low Side Output Voltage	V <sub>GATE_LS</sub>	-0.3	17	V	
Wake up Voltage	$V_{G_{EN}}$	-0.3	35	V	
Logic Input Voltage	V <sub>IN</sub>	-0.3	10	V	
Charge Pump Capacitor Voltage	V <sub>C1</sub>	-0.3	V <sub>LR_OUT</sub>	V	
Charge Pump Capacitor Voltage	V <sub>C2</sub>	-0.3	65	V	
Operational Amplifier Output Voltage	V <sub>CAO</sub>	-0.3	7	V	
Operational Amplifier Inverting Input Voltage	V <sub>CA</sub> -	-0.3	7	V	
Operational Amplifier Non Inverting Input Voltage	V <sub>CA</sub> +	-0.3	7	V	
ESD Voltage on any Pins (HBM, 100pF, 1.5kOhms)	V <sub>ESD</sub>	-2.0	2.0	kV	
Power Dissipation and Thermal Characteristics					
Maximum Power Dissipation@25°C	PD		2	w	
Thermal Resistance Junction-to-Air	$R_{ extsf{ heta}JA}$		60	°C/W	
Operating Junction Temperature	Т <sub>Ј</sub>	-40	+150	°C	
Storage Temperature	T <sub>stg</sub>	-65	+150	°C	

**OPERATING CONDITIONS** Typical values for  $T_A = 25^{\circ}$ C, Min/Max values for  $T_A = -40^{\circ}$ C to  $+125^{\circ}$ C

Rating	Symbol	Min	Мах	Unit
Supply Voltage1	V <sub>CC</sub>	5.5	55	V
Supply Voltage2	V <sub>CC2</sub>	5.5	28	V
High Side Floating Supply Absolute Voltage	V <sub>CP_OUT</sub>	V <sub>CC</sub> +4	V <sub>CC</sub> +11but<65	V

NOTE1: VCC can sustain load dump pulse 40V, 400ms, 20hms

## **STATIC ELECTRICAL CHARACTERISTICS** V<sub>CC</sub> = 12 V, V<sub>CC2</sub> = 12 V, C<sub>CP</sub> = 33 nF, G\_EN = 4.5 V unless otherwise specified. Typical values for TA = 25°C, Min/Max values for TA = -40°C to +125°C, unless otherwise specified.

Characteristics	Pin #	Symbol	Min	Тур	Max	Unit
LOGIC SECTION						
Logic "1" Input Voltage (IN_LS & IN_HS)	7, 9, 20, 22	V <sub>IH</sub>	2.0		10	V
Logic "0" Input Voltage (IN_LS & IN_HS)		V <sub>IL</sub>			0.8	V
Logic "1" Input Current Vin=5V	7, 9, 20, 22	I <sub>in+</sub>	200		1000	uA
Logic "0" Input Current Vin=0V		I <sub>in-</sub>	200		1000	uA
Logic "0" Input Voltage (/IN_LS & /IN_HS&/CCS)	6, 8, 21, 23,	V <sub>IH</sub>	2.0		10	V
Logic "1" Input Voltage (/IN_LS & /IN_HS&/CCS)	26	V <sub>IL</sub>			0.8	V
Logic "0" Input Current Vin=5V	6, 8, 21, 23,	I <sub>in+</sub>	TBD		TBD	uA
Logic "1" Input Current Vin=0V	26	l <sub>in-</sub>	TBD		TBD	uA
Wake Up Input Voltage (G_EN)	27	V <sub>G_EN</sub>	4.5	5.0	V <sub>CC2</sub>	V
Wake Up Current (G_EN) VG_EN = 14 V	27	I <sub>G_EN</sub>		200	500	uA
LINEAR REGULATOR SECTION						
Linear Regulator $V_{LR_OUT} @ V_{CC2}$ from 16.5 to 28 V, I <sub>LOAD</sub> from 0mA to 20mA	12	V <sub>LR_OUT</sub>	13.5		16.5	V
Linear Regulator V <sub>LR_OUT</sub> @ V <sub>CC2</sub> =12 V, I <sub>LOAD</sub> = 20mA	12	V <sub>LR_OUT</sub>	V <sub>CC2</sub> - 1.5			V
$V_{LR\_OUT}$ @ $V_{CC2}$ =5.5V, $I_{LOAD}$ =TBD, $V_{CC}$ = 5.5V	12			TBD		V
CHARGE PUMP SECTION						
Charge Pump Output Voltage, referenced to $V_{CC}$ $I_{LOAD} = 0mA, C_{Cpout}=1uF$	3	V <sub>CP_OUT</sub>	V <sub>LR_OUT</sub> - 2			V
Charge Pump Output Voltage, referenced to $V_{CC}$ I <sub>LOAD</sub> = 7mA, C <sub>Cpout</sub> =1uF	3	V <sub>CP_OUT</sub>	V <sub>LR_OUT</sub> -3			V
Charge Pump Output Voltage, referenced to $V_{CC}$ $V_{CC2} = V_{CC} = 5.5V$ $I_{LOAD} = 0mA, C_{Cpout} = 1uF$	3	V <sub>CP_OUT</sub>	V <sub>LR_OUT</sub> - TBD			V
Charge Pump Output Voltage, referenced to $V_{CC}$ $V_{CC2} = V_{CC} = 5.5V$ $I_{LOAD} = 7mA, C_{Cpout} = 1uF$	3	V <sub>CP_OUT</sub>	V <sub>LR_OUT</sub> - -TBD			V
Peak current through pin 15under rapid changing Vcc voltages (see Figure 6)	15	I <sub>C1</sub>	-2.0		2.0	А
Minimum peak voltage at pin 15under rapid changing Vcc voltages (see Figure 6)	15	V <sub>C1</sub> min	-1.5			V
SUPPLY VOLTAGE SECTION			<u> </u>		<b>.</b>	
Quiescent Vcc Supply Current $V_{G_{EN}}=0V$	1				TBD	uA
Operating Vcc Supply Current (@ $V_{CC}$ =55V and $V_{CC2}$ =28V) (@ $V_{CC}$ =12V and $V_{CC2}$ =12V)	1				TBD TBD	mA mA
Quiescent Vcc2 Supply Current V <sub>G EN</sub> =0V	13				TBD	uA

Characteristics	Pin #	Symbol	Min	Тур	Мах	Unit
Operating Vcc2 Supply Current (@ $V_{CC}$ =55V and $V_{CC2}$ =28V) (@ $V_{CC}$ =12V and $V_{CC2}$ =12V) Logic pin inactive (high impedance)	13 13				10 8	mA
Under Voltage Shutdown V <sub>CC2</sub> (Note2)	13	UV2	4.6	5.1	5.5	V
Under Voltage Shutdown V <sub>CC</sub>	1	UV	4.6	5.1	5.5	V
Over Voltage Shutdown V <sub>CC</sub>	1	OV	57	61	64	V
Over Voltage Shutdown V <sub>CC2</sub>	13	OV2	29.5	31	32.5	V
OUTPUT SECTION	L L				I	
Output Sink Resistance (Turned off) V <sub>GATE_HS</sub> - V <sub>SRC_HS</sub> =1V	3, 4, 5, 10,	R <sub>DS</sub>			22.0	Ohms
Output Source Resistance (Turned on) V <sub>CP_OUT</sub> - V <sub>GATE_HS</sub> =0.1V	19, 24, 25	R <sub>DS</sub>			22.0	Ohms
High Side Source Current from Cpout in Switch On State	4, 25	I <sub>S</sub> max			200	mA
Max Voltage (V <sub>GATE_HS</sub> - V <sub>SRC_HS)</sub> , INH=1, I <sub>Smax</sub> =200mA	4, 5, 24, 25				18	V
SENSE CURRENT AMPLIFIER SECTION (Int	ernal VCC suppl	y @ 12V)				
Output Dynamic Range ( $I_{sink/source} = 200 \mu A$ )	28	V <sub>OH</sub> V <sub>OL</sub>	4.7	5.0	300	V mV
Open Loop Gain (at 25°C)		А		50		dB
Input Bias Current	16, 17	I <sub>IB</sub>			1.0	uA
Input Offset Voltage (at 25°C)		V <sub>io</sub>	-5.0	2.0	5.0	mV
Input Common Mode Voltage Range		ICMR	0		5	V
Common Mode Rejection Ratio		CMRR		70		dB
Sink Capability (Vo>1.1V) (Note 3)	28	I <sub>sink</sub>	2.0	3.0		mA
Source Capability (Vo<5V) (Note 3)	28	I <sub>source</sub>	2.0	3.0		mA
Gain Bandwidth Product		GBW		1.8		MHz
Operational Amplifier Output Voltage, Isink=500uA	28	V <sub>CAO</sub>			0.5	V
Operational Amplifier Output Voltage, I <sub>source=500uA</sub>	28	V <sub>CAO</sub>	5			V
Operational Amplifier Slew Rate (+)		SR+		1		V/us
Operational Amplifier Slew Rate (-)		SR-		1		V/us

**DYNAMIC ELECTRICAL CHARACTERISTICS**  $V_{CC} = 12 V$ ,  $V_{CC2} = 12 V$ ,  $C_{CP} = 33 nF$ ,  $G_EN = 4.5 V$  unless otherwise specified. Typical values for TA = 25°C, Min/Max values for TA = -40°C to +125°C, unless otherwise specified.

Characteristics	Pin #	Symbol	Min	Тур	Max	Unit
Prop. Delay HS and LS, C <sub>load</sub> =5nF; Between 50% Input to 50% Output (see Figure 2)	5, 6, 7, 8, 9, 20, 21, 22, 23	t <sub>PD</sub>		200	300	ns
Turn On Rise Time, C <sub>load</sub> =5nF ; 10% to 90% (NOTE 4) (see Figure 2)		t <sub>r</sub>		80	180	ns
Turn Off Fall Time, C <sub>load</sub> =5nF ; 10% to 90% (NOTE 4) (see Figure 2)	5, 10, 19, 24	t <sub>f</sub>		80	180	ns

NOTE 2: Between 4.6V and 5.5V, the device has been a non erroneous behaviour.

NOTE 4: Input overdrive 1V NOTE 4: Rise time is given by time needed to charge the gate from 1V to 10V (Vice versa for fall time)

NOTE : Cload corresponds to a capacitor between GATE\_HS and SRC\_HS for the high side and between GATE\_LS and ground for low side.

#### N.B.


In some applications a large dV/dt at Pin 2 (C2) due to sudden changes at  $V_{CC}$  can cause a large peak currents flowing through Pin15 (C1).


Positive transitions at Pin2 (C2) ;mimimum peak current :  $I_{c1}min = 2.0A$  $t_{c1}min = 600ns$  (see for peak description)

Negative transitions at Pin2 (C2); maximum peak current :  $I_{c1}max = 2.0A$  $t_{c1}max = 600ns$  (see for peak description)


Current sourced by Pin 15 (C1) during a large dV/dt will result in a negative voltage at Pin 15; negative transitions at Pin2(C2); minimum peak voltage:

#### $V_{c1}$ min = -1.5V $t_{c1}$ max = 600ns (see for peak description)





**Figure 3. Dynamic Characteristics** 



#### **Driver Characteristics**

#### Turn-On

For turn-on the current required to charge the gate source capacitor Ciss in the specified time can be calculated as follows: Peak Current for Rise/Fall Time (tr) and a typical PowerMosFET Gate Charge Qg. IP = Qg/tr = 75 nC/80 ns a 1.0 A

#### Turn-Off

The peak current for turn-off can be obtained in the same way as for turn-on. In addition to the dynamic current, required to turn-off or turn-on the FET, various application related switching scenarios have to be considered:

The output driver sources a peak current of up to 1A for 200 ns to turn on the gate. After 200 ns 100 mA are provided continuously to maintain the gate charged. The output driver sinks a peak current of up to 1A for 200 ns to turn off the gate. After 200 ns 100 mA are sinked continuously to maintain the gate discharged. In order to withstand high dV/dt spikes a low resistive path between gate and source is implemented during the off state.


#### Figure 4. OFF-State Driver Requirement

Flyback Spike charge LS-Gate via  $\mathrm{C}_{\mathrm{rss}}~$  Flyback Spike pull down HS-Charge Current I<sub>rss</sub> up to 2.0 A! Uncon- Drain V<sub>GS</sub> Increase Delayed trolled Turn-On of Low Side FET

Turn-Off of High Side FET

Flyback Spike charge LS-Gate via Crss Charge Current Irss up to 2.0 A! Delayed Turn-Off of Low Side FET

Flyback Spike pull down HS-Drain V<sub>GS</sub> Increase Uncontrolled Turn-On of High Side FET



Driver Requirement: Low Driver Requirement: Low Resistive Driver Requirement: Driver Requirement: Low Resistive **Resistive Gate-Source** Gate Source Path during OFF-State. High Peak Sink Current Capab. Gate-Source Path during OFF-State Path during OFF-State High Peak Sink Current Capab.

#### **Driver Supply**

The High Side Driver is supplied from the internal charge pump buffered at CP\_OUT. The low-drop regulator provides approx. 3.5 mA ( $f_{PWM} = 50$ kHz) per gate. In case of the full bridge that means approximately. 14 mA; 7.0 mA for the high side and 7.0 mA for the low side. (Note: The average current required to switch a gate with a frequency of 100kHz is: Average Current (Charge Pump) for PWM Frq. ( $f_{PWM}$ ) and  $I_{CP} = Q_g^* f_{PWM} = 75$  nC\*100 kHz = 7.5mA. A full bridge application switch only one high side and one low side at the same time.)

External capacitors on Charge Pump and on Linear Regulator are necessary to supply high peak current absorbed during switching. The Low Side Driver is supplied from built in low drop regulator.

#### **Gate Protection**

The low side gate is protected by the internal linear regulator, which guarantees that  $V_{GATE\_LS}$  does not exceed the maximum  $V_{GS}$ . Especially when working with the charge pump the voltage at POS\_HS can be up to 65V. The high side gate is clamped internally, in order to avoid a  $V_{GS}$  exceeding 14V.

The Gate protection does not include a Flyback Voltage Clamp that protects the driver and the external FET from a Flyback voltage that can appear when driving inductive load. This Flyback voltage can reach high negative voltage values and needs to be clamped externally.




Figure 5. Gate Protection and Flyback Voltage Clamp

#### **TMOS Failure Protection**

All output driver stages are protected against TMOS failure conditions. If one of the external power FETs is destroyed (Gate =  $V_{CC}$ , or Gate = Gnd) the function of the remaining output driver stages is not affected. All output drivers are short circuit protected against short circuits to ground.


#### **Cross Conduction Suppression**

The purpose of the cross conduction suppression is to avoid that high and low side FET are turned on at the same time, which prevents the half bridge power FETs of a shoot-through condition. The CCS can be disabled / enabled by an external signal (/CCS).

-/CCS=0, the cross conduction is not allowed.

-/CCS=1, the cross conduction is allowed.

#### Freescale Semiconductor, Inc. Figure 6. Input Logic and Cross Conduction Suppression



#### Logic Inputs

Logic Input Voltage Range: Absolute Max : -0.3 V ... 10 V Wake Up Function: (G\_EN) 4.5 V ... V<sub>CC2</sub> During Wake-Up the logic is supplied from the G\_EN pin.


#### Low Drop Linear Regulator

The low drop linear regulator provides the 5.0 V for the logic section of the driver, the  $V_{gs\_ls}$  buffered at LR\_OUT and the +13.5 V for the charge pump, which generates the  $V_{gs\_hs}$ . The low drop linear regulator provides 3.5 mA average current per driver stage. If typically  $V_{CC2}$  exceeds 14.5V the output is limited to 14V.

#### **Charge Pump**

The charge pump generates the high side driver supply voltage ( $V_{gs\_hs}$ ), buffered at  $C_{CP\_OUT}$ . The basic circuit (Fig 7), shows charge pump without load:


#### Figure 7. Charge Pump Basic Circuit



When the oscillator is in low state (1),  $C_{cp}$  is charged through D2 until its voltage reaches  $V_{bat}-V_{d2}$ . When the oscillator is in high state (2),  $C_{cp}$  is discharged though D1 in  $C_{cp\_out}$ , and final voltage of the charge pump,  $V_{cp\_out}$  is  $V_{bat}+V_{LR\_OUT}-2V_d$ . The frequency of the MC33253 oscillator is about 330 kHz.

The Figure 8 represents a simplified circuitry of the high side gate driver.

#### Figure 8. High Side Gate Driver



The transistors Tosc1 and Tosc2 are the oscillator switching MOSFETs. When Tosc1 is on, the oscillator is at low level. When Tosc2 is on, the oscillator is at high level. The high side MOSFET predriver is composed of two transistors T1 and T2. When T1 is on the HS MOSFET is turn on, when T2 is on the HS MOSFET is off. The capacitor  $C_{cp_out}$  provides peak current to the HS MOSFET through T1 during turn on (3) as shown in figure 11.

#### $\mathbf{C}_{cp}$

 $C_{cp}$  choice depends on Power MOSFET characteristics and the working switching frequency. The following diagrams show the influence of  $C_{cp}$  value on  $V_{cp\_out}$  average voltage level. The diagrams are given at two different frequencies for two power MOSFETs (MTP60N06HD and MPT36N06V).






Figure 10.

L.

The smaller  $C_{cp}$  value is, the smaller  $V_{cp\_out}$  value is. Moreover, for a same  $C_{cp}$  value, when the switching frequency increases, the average  $V_{cp\_out}$  level decreases. For most of the applications a typical value of 33nF is recommended.

#### $\mathbf{C}_{cp\_out}$


As shown in figure 11, at high side MOSFET turn on,  $V_{cp_out}$  voltage decreases. This decrease can be calculated according to  $C_{cp_out}$  value as following :

$$\Delta V_{Ccp_out} = \frac{Q_g}{C_{cp_out}}$$

Q<sub>a</sub>: Power MosFET Gate Charge

The following figure is the simplified  $C_{cp\_out}$  current and voltage waveforms.  $f_{pwm}$ : working switching frequency

#### Figure 11. Simplified $C_{cp\_out}$ Current and Voltage Waveforms



#### C<sub>LR\_OUT</sub>

C<sub>LR OUT</sub> provides peak current needed by the low side MOSFET turn on. V<sub>LR OUT</sub> decreasing is as follow:

$$\Delta V_{LR_out} = \frac{Q_g}{C_{LR_out}}$$

#### **Capacitors typical values**

In most working cases the following typical values are advised for a good charge pump performing:

 $C_{cp}$ =33nF,  $C_{cp_{out}}$ =470nF and  $C_{LR_{out}}$ =470nF.

These values give a typical 100mV voltage ripple on  $V_{cp_out}$  and  $V_{LR_out}$  with  $Q_g$ =50nC.


#### **OP-Amp**

The built-in A.O.P. available in the MC33253 allows to get a voltage image of the H-bridge current. This voltage can be provided by a shunt resistor, as shown in figure 13.

Typically shunt resistivity is dimensioned as low as possible (25mOhm/10A). The maximum A.O.P output voltage is 5V. Therefore a gain of 10 sets the maximum drop voltage on the sensing resistance at 500mV.

Freescale Semiconductor, Inc.

Figure 12. : Differential A.O.P



with R2=R4 and R1=R3, 
$$V_{out} = \frac{R2}{R1}(V2-V1)$$

A gain of 10 gives  $\frac{R2}{R1} = 10$  (a)

To minimize the perturbations, impedance seen by the A.O.P inputs may be as low as possible. Knowing the maximum output current (2mA), the minimum value of (R1+R2) can be deduced when V<sub>OUT</sub> maximum is 5V:

$$(R_1 + R_2)_{\min} = \frac{5V}{2mA} = 2,5k$$
 (b)

with (a) and (b), the minimum values of R1, R2, R3 and R4 can be calculated.

R1=R3=227 Ohms and R2=R4=2.27 kOhms


#### **Over/Under Voltage Shutdown**

The under voltage protection becomes active at  $V_{CC}$  below 5.5 V and the overvoltage protection is activated at  $V_{CC}$  above 55 V or at  $V_{CC2}$  above 28 V. If the O/UV protection is activated the outputs are driven low, in order to switch off the FETs.

#### Protection


A protection against double battery and load dump spikes up to 55 V is given by  $V_{CC} = 55$  V. A protection against reverse polarity is given by the external power FET with the free wheeling diodes, forming a conducting pass from ground to  $V_{CC}$ . An additional protection is not provided within the circuit. There is a temperature shut down protection per each half bridge. It protects the circuitry against temperature damage by blocking the output drives.

#### Freescale Semiconductor, Inc. Figure 13. DC Motor Control with Microcontroller



This application use the internal charge pump to provide the high side floating voltage. This voltage can be provided by an external source also.

Pin	Symbol	Pin Description
1	V <sub>CC</sub>	Supply1
2	C2	Charge Pump Capacitor
3	CP_OUT	Charge Pump Out
4	SRC_HS1	Source 1 Output High Side
5	GATE_HS1	Gate 1 Output High Side
6	/IN_HS1	Neg. Input High Side 1
7	IN_HS1	Pos. Input High Side 1
8	/IN_LS1	Neg. Input Low Side 1
9	IN_LS1	Pos. Input Low Side 1
10	GATE_LS1	Gate 1 Output Low Side
11	GND1	Power Ground
12	LR_OUT	Linear Regulator Output
13	V <sub>CC2</sub>	Supply 2
14	GND_A	Analog Ground (A.O.P)
15	C1	Charge Pump Capacitor
16	IS+	Sense OpAmp Pos. Input
17	IS-	Sense OpAmp Neg. Input
18	GND2	Logic Ground 2
19	GATE_LS2	Gate 2 Output Low Side
20	IN_LS2	Pos. Input Low Side 2
21	/IN_LS2	Neg. Input Low Side 2
22	IN_HS2	Pos. Input High Side 2
23	/IN_HS2	Neg. Input High Side 2
24	GATE_HS2	Gate 2 Output High Side
25	SRC_HS2	Source 2 Output High Side
26	/CCS	Enable Cross Conduction Suppression
27	G_EN	Global Enable
28	IS_OUT	Sense Current OpAmp Output



Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typical" must be validated for each customer applications or substantiation or substantiation or substantiation or substantiation or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death massociated with such unintended or un authorized use, even if

such claim alleges that Motorola was negligent regarding the design or manufacture of the parts. Motorola and 🛞 are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Employment Opportunity/Affirmative Action Employer.

How to reach us:

USA / EUROPE / Locations Not Listed: Motorola Literature Distribution; P.O. Box 5405, Denver, Colorado 80217. 1-303-675-2140 or 1-800-441-2447

Technical Information Center: 1-800-521-6274

HOME PAGE: http://www.motorola.com/semiconductors

JAPAN: Motorola Japan Ltd.; SPS, Technical Information Center, 3-20-1, Minami-Azabu, Minato-ku, Tokyo 106-8573 Japan. 81-3-344-3569

ASIA / PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Centre, 2, Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong. 852-26668334