




# 4-BIT BIDIRECTIONAL COUNTERS (WITH 3-STATE OUTPUTS)

The MC54/74F568 and MC54/74F569 are fully synchronous, reversible counters with 3-state outputs. The F568 is a BCD decade counter; the F569 is a binary counter. They feature preset capability for programmable operation, carry lookahead for easy cascading, and a U/D input to control the direction of counting. For maximum flexibility there are both synchronous and master asynchronous reset inputs as well as both Clocked Carry ( $\overline{CC}$ ) and Terminal Count ( $\overline{TC}$ ) outputs. All state changes except Master Reset are initiated by the rising edge of the clock. A HIGH signal on the Output Enable ( $\overline{OE}$ ) input forces the output buffers into the high impedance state but does not prevent counting, resetting or parallel loading.


- 4-Bit Bidirectional Counting
  - F568 Decade Counter
  - F569 Binary Counter
- Synchronous Counting and Loading
- Lookahead Carry Capability for Easy Cascading
- Preset Capability for Programmable Operation
- 3-State Outputs for Bus Organized Systems
- Master Reset ( $\overline{MR}$ ) Overrides All Other Inputs
- Synchronous Reset ( $\overline{SR}$ ) Overrides Counting and Parallel Loading

### CONNECTION DIAGRAM




**MC54/74F568**  
**MC54/74F569**


**4-BIT  
BIDIRECTIONAL  
COUNTERS  
(WITH 3-STATE OUTPUTS)**  
**FAST™ SCHOTTKY TTL**



**J SUFFIX**  
CERAMIC  
CASE 732-03



**N SUFFIX**  
PLASTIC  
CASE 738-03




**DW SUFFIX**  
SOIC  
CASE 751D-03

### ORDERING INFORMATION

MC54FXXXJ Ceramic  
MC74FXXXN Plastic  
MC74FXXXDW SOIC

### LOGIC SYMBOL



# MC54/74F568 • MC54/74F569

Symbol	Parameter	Min	Typ	Max	Unit	
V <sub>CC</sub>	Supply Voltage	54, 74	4.5	5.0	5.5	V
T <sub>A</sub>	Operating Ambient Temperature Range	54	-55	25	125	°C
		74	0	25	70	
I <sub>OH</sub>	Output Current — High	54, 74			-3.0	mA
I <sub>OL</sub>	Output Current — Low	54, 74			24	mA

## FUNCTIONAL DESCRIPTION

The F568 counts modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) it will increment to 0 (LLLL) in the Up mode; in Down mode it will decrement from 0 to 9. The F569 counts in the modulo-16 binary sequence. From state 15 it will increment to state 0 in the Up mode; in the Down mode it will decrement from 0 to 15. The clock inputs of all flip-flops are driven in parallel through a clock buffer. All state changes (except due to Master Reset) occur synchronously with the LOW-to-HIGH transition of the Clock Pulse (CP) input signal.

The circuits have five fundamental modes of operation, in order of precedence: asynchronous reset, synchronous reset, parallel load, count and hold. Five control inputs — Master Reset ( $\overline{MR}$ ), Synchronous Reset ( $\overline{SR}$ ), Parallel Enable ( $\overline{PE}$ ), Count Enable Parallel ( $\overline{CEP}$ ) and Count Enable Trickle ( $\overline{CET}$ ) — plus the Up/Down ( $U/\overline{D}$ ) input, determine the mode of operation, as shown in the Mode Select Table. A LOW signal on  $\overline{MR}$  overrides all other inputs and asynchronously forces the flip-flop Q outputs LOW. A LOW signal on  $\overline{SR}$  overrides counting and parallel loading and allows the Q outputs to go LOW on the next rising edge of CP. A LOW signal on  $\overline{PE}$  overrides counting and allows information on the Parallel Data ( $P_n$ ) inputs to be loaded into the flip-flops on the next rising edge of CP. With  $\overline{MR}$ ,  $\overline{SR}$  and  $\overline{PE}$  HIGH,  $\overline{CEP}$  and  $\overline{CET}$  permit counting when both are LOW. Conversely, a HIGH signal on either  $\overline{CEP}$  or  $\overline{CET}$  inhibits counting.

The F568 and F569 use edge-triggered flip-flops and changing the  $\overline{SR}$ ,  $\overline{PE}$ ,  $\overline{CEP}$ ,  $\overline{CET}$  or  $U/\overline{D}$  inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

Two types of outputs are provided as overflow/underflow indicators. The Terminal Count ( $\overline{TC}$ ) output is normally HIGH and goes LOW providing  $\overline{CET}$  is LOW, when the counter reaches zero in the Down mode, or reaches maximum (9 for the F568, 15 for the F569) in the Up mode.  $\overline{TC}$  will then remain LOW until a state change occurs, whether by counting or pre-setting, or until  $U/\overline{D}$  or  $\overline{CET}$  is changed. To implement synchronous multistage counters, the connections between the  $\overline{TC}$  output and the  $\overline{CEP}$  and  $\overline{CET}$  inputs can provide either slow or fast carry propagation. Figure A shows the connections for simple ripple carry, in which the clock period must be longer than the CP to  $\overline{TC}$  delay of the first stage, plus the cumulative  $\overline{CET}$  to  $\overline{TC}$  delays of the intermediate stages, plus the  $\overline{CET}$  to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure B are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle takes 10 (F568) or 16 (F569) clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock peri-

od is the CP to  $\overline{TC}$  delay of the first stage plus the  $\overline{CEP}$  to CP setup time of the last stage. The  $\overline{TC}$  output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters. For such applications, the Clocked Carry ( $\overline{CC}$ ) output is provided. The  $\overline{CC}$  output is normally HIGH. When  $\overline{CEP}$ ,  $\overline{CET}$ , and  $\overline{TC}$  are LOW, the  $\overline{CC}$  output will go LOW when the clock next goes LOW and will stay LOW until the clock goes HIGH again, as shown in the  $\overline{CC}$  Truth Table. When the Output Enable ( $\overline{OE}$ ) is LOW, the parallel data outputs  $O_0$ – $O_3$  are active and follow the flip-flop Q outputs. A HIGH signal on  $\overline{OE}$  forces  $O_0$ – $O_3$  to the High Z state but does not prevent counting, loading or resetting.

## LOGIC EQUATIONS:



$$\text{Count Enable} = \overline{CEP} \cdot \overline{CET} \cdot \overline{PE}$$

$$\text{Up (F568): } \overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$$

$$\text{(F569): } \overline{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (Up) \cdot \overline{CET}$$

$$\text{Down (Both): } \overline{TC} = \overline{Q_0} \cdot \overline{Q_1} \cdot \overline{Q_2} \cdot \overline{Q_3} \cdot (Down) \cdot \overline{CET}$$


## CC TRUTH TABLE

Inputs						Output
$\overline{SR}$	$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$\overline{TC}^*$	CP	$\overline{CC}$
L	X	X	X	X	X	H
X	L	X	X	X	X	H
X	X	H	X	X	X	H
X	X	X	H	X	X	H
X	X	X	X	H	X	H
H	H	L	L	L		

\* =  $\overline{TC}$  is generated internally

X = Don't Care

L = LOW Voltage Level

 = Low Pulse

H = HIGH Voltage Level

## FUNCTION TABLE

Inputs							Operating Mode
$\overline{MR}$	$\overline{SR}$	$\overline{PE}$	$\overline{CEP}$	$\overline{CET}$	$U/\overline{D}$	CP	
L	X	X	X	X	X	X	Asynchronous reset
h	l	X	X	X	X	↑	Synchronous reset
h	h	l	X	X	X	↑	Parallel load
h	h	h	l	l	h	↑	Count up (increment)
h	h	h	l	l	l	↑	Count down (decrement)
h	H	H	H	X	X	X	Hold (do nothing)
h	H	H	X	H	X	X	

H = HIGH voltage level

h = HIGH voltage level one setup prior to the Low-to-High Clock transition

L = LOW voltage level

l = LOW voltage level one setup prior to the Low-to-High clock transition


X = Don't care

↑ = Low-to-High clock transition


# MC54/74F568 • MC54/74F569

## LOGIC DIAGRAMS

MC54/74F569



MC54/74F568



Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.

# MC54/74F568 • MC54/74F569

Figure A. Multistage Counter with Ripple Carry





Figure B. Multistage Counter with Lookahead Carry



## DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ	Max		
$V_{IH}$	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
$V_{IL}$	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
$V_{IK}$	Input Clamp Diode Voltage			-1.2	V	$V_{CC} = \text{MIN}$ , $I_{IN} = -18 \text{ mA}$
$V_{OH}$	Output HIGH Voltage	54, 74	2.4	3.3	V	$I_{OH} = -3.0 \text{ mA}$ , $V_{CC} = 4.5 \text{ V}$
		74	2.7	3.3	V	$I_{OH} = -3.0 \text{ mA}$ , $V_{CC} = 4.75 \text{ V}$
$V_{OL}$	Output LOW Voltage		0.3	0.5	V	$I_{OL} = 24 \text{ mA}$ , $V_{CC} = \text{MIN}$
$I_{OZH}$	Output OFF Current — HIGH			50	$\mu\text{A}$	$V_{OUT} = 2.7 \text{ V}$ , $V_{CC} = \text{MAX}$
$I_{OZL}$	Output OFF Current — LOW			-50	$\mu\text{A}$	$V_{OUT} = 0.5 \text{ V}$ , $V_{CC} = \text{MAX}$
$I_{IH}$	Input HIGH Current			20	$\mu\text{A}$	$V_{IN} = 2.7 \text{ V}$ , $V_{CC} = \text{MAX}$
				100		$V_{IN} = 7.0 \text{ V}$ , $V_{CC} = \text{MAX}$
$I_{IL}$	Input LOW Current PE, $\overline{\text{CET}}$ Others			-1.2 -0.6	mA	$V_{CC} = \text{MAX}$ , $V_{IN} = 0.5 \text{ V}$
$I_{OS}$	Output Short Circuit Current (Note 2)	-60		-150	mA	$V_{OUT} = 0 \text{ V}$ , $V_{CC} = \text{MAX}$
$I_{CC}$	Power Supply Current (ALL Outputs OFF)			67	mA	$V_{CC} = \text{MAX}$


### NOTES:

1. For conditions such as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.
2. Not more than one output should be shorted at a time, nor for more than 1 second.


# MC54/74F568 • MC54/74F569

## STATE DIAGRAMS

MC54/74F568



MC54/74F569



## AC CHARACTERISTICS

Symbol	Parameter	54/74F		54F		74F		Unit
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$ $C_L = 50\text{ pF}$		$T_A = -55\text{ to }+125^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		$T_A = 0\text{ to }+70^\circ\text{C}$ $V_{CC} = 5.0\text{ V} \pm 10\%$ $C_L = 50\text{ pF}$		
		Min	Max	Min	Max	Min	Max	
$f_{\text{max}}$	Maximum Clock Frequency	100		60		85		MHz
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay CP to $O_n$ (PE HIGH or LOW)	3.0 4.0	8.5 11.5	3.0 4.0	10.5 14	3.0 4.0	9.5 13	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay CP to $\overline{\text{TC}}$	5.5 4.0	15.5 11	5.5 4.0	18.5 13.5	5.5 4.0	17.5 12.5	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay $\overline{\text{CET}}$ to $\overline{\text{TC}}$	2.5 2.5	6.0 8.0	2.5 2.5	8.0 10	2.5 2.5	7.0 9.0	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay U/D to $\overline{\text{TC}}$ ('F568)	3.5 4.0	11 16	3.5 4.0	13.5 19	3.5 4.0	12.5 18	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay U/D to $\overline{\text{TC}}$ ('F569)	3.5 4.0	11 10.5	3.5 4.0	13.5 13	3.5 4.0	12.5 12	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay CP to $\overline{\text{CC}}$	2.5 2.0	7.0 6.0	2.5 2.0	9.0 8.0	2.5 2.0	8.0 7.0	ns
$t_{\text{PLH}}$ $t_{\text{PHL}}$	Propagation Delay $\overline{\text{CEP}}, \overline{\text{CET}}$ to $\overline{\text{CC}}$	2.5 4.0	6.5 11	2.5 4.0	8.5 13.5	2.5 4.0	7.5 12.5	ns
$t_{\text{PHL}}$	Propagation Delay MR to $O_n$	5.0	13	5.0	15.5	5.0	14.5	ns
$t_{\text{PZH}}$ $t_{\text{PZL}}$	Output Enable Time $\overline{\text{OE}}$ to $O_n$	2.5 3.0	7.0 8.0	2.5 3.0	9.0 10	2.5 3.0	8.0 9.0	ns
$t_{\text{PHZ}}$ $t_{\text{PLZ}}$	Output Disable Time $\overline{\text{OE}}$ to $O_n$	1.5 2.0	6.5 6.0	1.5 2.0	8.5 8.0	1.5 2.0	7.5 7.0	ns

# MC54/74F568 • MC54/74F569

## AC OPERATING REQUIREMENTS

Symbol	Parameter	54/74F		54F		74F		Unit
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{ V}$		$T_A = -55^\circ\text{C to } +125^\circ\text{C}$ $V_{CC} = 5.0\text{ V } \pm 10\%$		$T_A = 0^\circ\text{C to } +70^\circ\text{C}$ $V_{CC} = 5.0\text{ V } \pm 10\%$		
		Min	Max	Min	Max	Min	Max	
$t_{S(H)}$ $t_{S(L)}$	Setup Time, HIGH or LOW $P_n$ to CP	4.0 4.0		5.5 5.5		4.5 4.5		ns
$t_{H(H)}$ $t_{H(L)}$	Hold Time, HIGH or LOW $P_n$ to CP	3.0 3.0		3.5 3.5		3.5 3.5		
$t_{S(H)}$ $t_{S(L)}$	Setup Time, HIGH or LOW $\overline{CEP}$ or $\overline{CET}$ to CP	5.0 5.0		7.0 7.0		6.0 6.0		ns
$t_{H(H)}$ $t_{H(L)}$	Hold Time, HIGH or LOW $\overline{CEP}$ or $\overline{CET}$ to CP	0 0		0 0		0 0		
$t_{S(H)}$ $t_{S(L)}$	Setup Time, HIGH or LOW $\overline{PE}$ to CP	8.0 8.0		10 10		9.0 9.0		ns
$t_{H(H)}$ $t_{H(L)}$	Hold Time, HIGH or LOW $\overline{PE}$ to CP	0 0		0 0		0 0		
$t_{S(H)}$ $t_{S(L)}$	Setup Time, HIGH or LOW U/D to CP (F568)	11 16.5		13.5 18.5		12.5 17.5		ns
$t_{S(H)}$ $t_{S(L)}$	Setup Time, HIGH or LOW U/ $\overline{D}$ to CP (F569)	11 7.0		13.5 10		12.5 8.0		ns
$t_{H(H)}$ $t_{H(L)}$	Hold Time, HIGH or LOW U/ $\overline{D}$ to CP	0 0		0 0		0 0		ns
$t_{S(H)}$ $t_{S(L)}$	Setup Time, HIGH or LOW SR to CP	10 8.0		12 10.5		11 9.5		ns
$t_{H(H)}$ $t_{H(L)}$	Hold Time, HIGH or LOW SR to CP	0 0		0 0		0 0		
$t_{W(H)}$ $t_{W(L)}$	CP Pulse Width HIGH or LOW	4.0 6.0		6.0 8.0		4.5 6.5		ns
$t_{W(L)}$	$\overline{MR}$ Pulse Width, LOW	4.5		6.0		5.0		ns
$t_{rec}$	$\overline{MR}$ Recovery Time	6.0		8.0		7.0		ns