January 1989 Revised October 2000 74F403A First-In First-Out (FIFO) Buffer Memory

# 74F403A First-In First-Out (FIFO) Buffer Memory

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 74F403A is an expandable fall-through type highspeed First-In First-Out (FIFO) Buffer Memory optimized for high-speed disk or tape controllers and communication buffer applications. It is organized as 16-words by 4-bits and may be expanded to any number of words or any number of bits in multiples of four. Data may be entered or extracted asynchronously in serial or parallel, allowing economical implementation of buffer memories.

The 74F403A has 3-STATE outputs which provide added versatility and is fully compatible with all TTL families.


#### **Features**


- Serial or parallel input
- Serial or parallel output
- Expandable without external logic
- 3-STATE outputs
- Fully compatible with all TTL families
- Slim 24-pin package
- 9403A replacement
- Guaranteed 4000V minimum ESD protection

#### **Ordering Code:**

Order Number	Package Number	Package Description
74F403ASPC	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	/ by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**






© 2000 Fairchild Semiconductor Corporation DS009536

74F403A

Unit Loading/Fan C	Out:
--------------------	------

See Section 2 for U.L. definitions								
Pin	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>					
Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>					
$D_0-D_3$	Parallel Data Inputs	1.0/0.667	20 μΑ/400 μΑ					
DS	Serial Data Input	1.0/0.667	20 μΑ/400 μΑ					
PL	Parallel Load Input	1.0/0.667	20 μΑ/400 μΑ					
CPSI	Serial Input Clock	1.0/0.667	20 μA/400 μA					
IES	Serial Input Enable	1.0/0.667	20 μA/400 μA					
TTS	TTS Transfer to Stack Input		20 μA/400 μA					
OES	OES Serial Output Enable		20 μA/400 μA					
TOS	Transfer Out Serial	1.0/0.667	20 μΑ/400 μΑ					
ТОР	Transfer Out Parallel	1.0/0.667	20 μA/400 μA					
MR	MR Master Reset		20 μA/400 μA					
OE	Output Enable	1.0/0.667	20 μA/400 μA					
CPSO	Serial Output Clock	1.0/0.667	20 μA/400 μA					
$\boldsymbol{Q}_0-\boldsymbol{Q}_3$	Parallel Data Outputs	285/26.7	5.7 mA/16 mA					
QS	Serial Data Output	285/26.7	5.7 mA/16 mA					
IRF	Input Register Full	20/13.3	–400 μA/8 mA					
ORE	Output Register Empty	20/13.3	–400 μA/8 mA					



#### **Functional Description**

As shown in the Block Diagram the 74F403A consists of three sections:

- An Input register with parallel and serial data inputs as well as control inputs and outputs for input handshaking and expansion.
- A 4-bit wide, 14-word deep fall-through stack with selfcontained control logic.
- An Output Register with parallel and serial data outputs as well as control inputs and outputs for output handshaking and expansion.

Since these three sections operate asynchronously and almost independently, they will be described separately below.

#### INPUT REGISTER (DATA ENTRY)

The Input Register can receive data in either bit-serial or in 4-bit parallel form. It stores this data until it is sent to the fall-through stack and generates the necessary status and control signals.

Figure 1 is a conceptual logic diagram of the input section. As described later, this 5-bit register is initialized by setting

the F<sub>3</sub> flip-flop and resetting the other flip-flops. The  $\overline{Q}$  output of the last flip-flop (FC) is brought out as the "Input Register Full" output (IRF). After initialization this output is HIGH.

**Parallel Entry**— A HIGH on the PL input loads the  $D_0$ - $D_3$  inputs into the  $F_0$ - $F_3$  flip-flops and sets the FC flip-flop. This forces the IRF output LOW indicating that the input register is full. During parallel entry, the CPSI input must be LOW. If parallel expansion is not being implemented, IES must be LOW to establish row mastership (see Expansion section).

**Serial Entry**— Data on the  $D_S$  input is serially entered into the  $F_3$ ,  $F_2$ ,  $F_1$ ,  $F_0$ , FC shift register on each HIGH-to-LOW transition of the CPSI clock input, provided IES and PL are LOW.

After the fourth clock transition, the four data bits are located in the four flip-flops,  $F_0\text{-}F_3$ . The FC flip-flop is set, forcing the  $\overline{IRF}$  output LOW and internally inhibiting  $\overline{CPSI}$  clock pulses from affecting the register, Figure 2 illustrates the final positions in a 74F403A resulting from a 64-bit serial bit train.  $B_0$  is the first bit,  $B_{63}$  the last bit.






FIGURE 1. Conceptual Input Section





**Transfer to the Stack**— The outputs of Flip-Flops F<sub>0</sub>-F<sub>3</sub> feed the stack. A LOW level on the  $\overline{\text{TTS}}$  input initiates a "fall-through" action. If the top location of the stack is empty, data is loaded into the stack and the input register is re-initialized. Note that this initialization is postponed until PL is LOW again. Thus, automatic FIFO action is achieved by connecting the IRF output to the  $\overline{\text{TTS}}$  input.


An RS Flip-Flop (the Request Initialization Flip-Flop shown in Figure 10) in the control section records the fact that data has been transferred to the stack. This prevents multiple entry of the same word into the stack despite the fact the IRF and TTS may still be LOW. The Request Initialization Flip-Flop is not cleared until PL goes LOW. Once in the stack, data falls through the stack automatically, pausing only when it is necessary to wait for an empty next location. In the 74F403A as in most modern FIFO designs, the MR input only initializes the stack control section and does not clear the data.

#### **OUTPUT REGISTER (DATA EXTRACTION)**

The Output Register receives 4-bit data words from the bottom stack location, stores it and outputs data on a 3-STATE 4-bit parallel data bus or n a 3-STATE serial data bus. The output section generates and receives the necessary status and control signals. Figure 3 is a conceptual logic diagram of the output section.

74F403A

74F403A



Parallel Data Extraction-When the FIFO is empty after a LOW pulse is applied to MR, the Output Register Empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided the "Transfer Out Parallel" (TOP) input is HIGH. As a result of the data transfer ORE goes HIGH, indicating valid data on the data outputs (provided the 3-STATE buffer is enabled). TOP can now be used to clock out the next word. When TOP goes LOW, ORE will go LOW indicating that the output data has been extracted, but the data itself remains on the output bus until the next HIGH level at TOP permits the transfer of the next word (if available) into the Output Register. During parallel data extraction CPSO should be LOW. TOS should be grounded for single slice operation or connected to the appropriate ORE for expanded operation (see Expansion section).

TOP is not edge triggered. Therefore, if TOP goes HIGH before data is available from the stack, but data does become available before TOP goes LOW again, that data will be transferred into the Output Register. However, internal control circuitry prevents the same data from being transferred twice. If TOP goes HIGH and returns to LOW before data is available from the stack,  $\overline{\text{ORE}}$  remains LOW indicating that there is no valid data at the outputs.

Serial Data Extraction- When the FIFO is empty after a LOW pulse is applied to MR, the Output Register empty (ORE) output is LOW. After data has been entered into the FIFO and has fallen through to the bottom stack location, it is transferred into the Output Register provided TOS is LOW and TOP is HIGH. As a result of the data transfer ORE goes HIGH indicating valid data in the register. The 3-STATE Serial Data Output, Q<sub>S</sub>, is automatically enabled and puts the first data bit on the output bus. Data is serially shifted out on the HIGH-to-LOW transition of CPSO. To prevent false shifting, CPSO should be LOW when the new word is being loaded into the Output Register. The fourth transition empties the shift register, forces ORE output LOW and disables the serial output,  $\mathsf{Q}_{\mathsf{S}}$  (refer to Figure 3). For serial operation the ORE output may be tied to the TOS input, requesting a new word from the stack as soon as the previous one has been shifted out.

#### EXPANSION

**Vertical Expansion**— The 74F403A may be vertically expanded to store more words without external parts. The interconnection is necessary to form a 46-word by 4-bit FIFO are shown in Figure 4. Using the same technique, and FIFO of (15n + 1)-words by 4-bits can be constructed, where n is the number of devices. Note that expansion does not sacrifice any of the 74F403A's flexibility for serial/ parallel input and output.




FIGURE 4. A Vertical Expansion Scheme

Horizontal and Vertical Expansion— The 74F403A can be expanded in both the horizontal and vertical directions without any external parts and without sacrificing any of its FIFO's flexibility for serial/parallel input and output. The interconnections necessary to form a 31-word by 16-bit FIFO are shown in Figure 6. Using the same technique, any FIFO of (15m + 1)-words by (4n)-bits can be constructed, where m is the number of devices in a column and n is the number of devices in a row. Figure 7 and Figure 8 show the timing diagrams for serial data entry and extraction for the 31-word by 16-bit FIFO shown in Figure 6. The final position of data after serial insertion of 496 bits into the FIFO array of Figure 6 is shown in Figure 9.


Interlocking Circuitry— Most conventional FIFO designs provide status signals analogous to IRF and ORE. However, when these devices are operated in arrays, variations in unit to unit operating speed require external gating to assure all devices have completed an operation. The 74F403A incorporates simple but effective "master/slave" interlocking circuitry to eliminate the need for external gating.

In the 74F403A array of Figure 6 devices 1 and 5 are defined as "row masters" and the other devices are slaves to the master in their row. No slave in a given row will initialize its Input Register until it has received LOW on its IES input from a row master or a slave of higher priority.


In a similar fashion, the ORE outputs of slaves will not go HIGH until their OES inputs have gone HIGH. This interlocking scheme ensures that new input data may be accepted by the array when the IRF output of the final slave in that row goes HIGH and that output data for the array may be extracted when the ORE of the final slave in the output row goes HIGH.


The row master is established by connecting its IES input to ground while a slave receives its IES input from the IRF output of the next higher priority device. When an array of 74F403A FIFOs is initialized with a LOW on the MR inputs of all devices, the  $\overline{\text{IRF}}$  outputs of all devices will be HIGH. Thus, only the row master receives a LOW on the IES input during initialization. Figure 10 is a conceptual logic diagram of the internal circuitry which determines master/slave operation. Whenever MR and IES are LOW, the Master Latch is set. Whenever TTS goes LOW the Request Initialization Flip-Flop will be set. If the Master Latch is HIGH, the Input Register will be immediately initialized and the Request Initialization Flip-Flop reset. If the Master Latch is reset, the Input Register is not initialized until IES goes LOW. In array operation, activating the TTS initiates a ripple input register initialization from the row master to the last slave.

A similar operation takes place for the output register. Either a  $\overline{\text{TOS}}$  or TOP input initiates a load-from-stack operation and sets the  $\overline{\text{ORE}}$  Request Flip-Flop. If the Master Latch is set, the last Output Register Flip-Flop is set and  $\overline{\text{ORE}}$  goes HIGH. If the Master Latch is reset, the  $\overline{\text{ORE}}$  output will be LOW until an  $\overline{\text{OES}}$  input is received.



6





8

## Absolute Maximum Ratings(Note 1)

	-
Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	$-55^{\circ}C$ to $+125^{\circ}C$
Junction Temperature under Bias	-55°C to +175°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
In HIGH State (with $V_{CC} = 0V$ )	
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min)	4000V

# Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage 74F403A

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

# **DC Electrical Characteristics**

Symbol	Parameter		Min	Туре	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.5	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output HIGH 10% V <sub>CC</sub>		2.5					$I_{OH} = -400 \ \mu A \ (\overline{IRF}, \overline{ORE})$
	Voltage	10% V <sub>CC</sub> 2.5		$I_{OH} = -5.7 \text{ mA} (Q_n, Q_s)$				
		5% V <sub>CC</sub>	2.7			V	Min	$I_{OH} = -400 \ \mu A \ (\overline{IRF}, \ \overline{ORE})$
		5% $V_{CC}$	2.7					$I_{OH} = -5.7 \text{ mA} (Q_n, Q_s)$
V <sub>OL</sub>	Output LOW				0.5			I <sub>OL</sub> = 8 mA (IRF, ORE)
	Voltage	10% V <sub>CC</sub>			0.5	V	Min	$I_{OL} = 16 \text{ mA} (Q_n, Q_s)$
IIH	Input HIGH Current				20	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input HIGH Current Breakdown Test				100	μA	Max	V <sub>IN</sub> = 7.0V
IIL	Input LOW Current				-0.4	mA	Max	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Output Leakage Current				50	μA	Max	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	Output Leakage Current				-50	μΑ	Max	$V_{OUT} = 0.5V$
I <sub>OS</sub>	Output Short-Circuit Current		-20		-130	mA	Max	$V_{OUT} = 0V$
I <sub>CEX</sub>	Output HIGH Leakage Curren				250	μA	Max	$V_{OUT} = V_{CC}$
I <sub>CCL</sub>	Power Supply Current				170	mA	Max	$V_0 = LOW$

Symbol		T <sub>A</sub> = V <sub>CC</sub> =	~	to +70°C +5.0V	Τ	Figu	
	Parameter	C <sub>L</sub> =	C <sub>C</sub> = 50 pF		Units	Figu Numb	
		Min	Max	Min	Max		
t <sub>PHL</sub>	Propagation Delay, Negative-Going CPSI to IRF Output	7.5	14.0	7.0	15.0	ns	Figu
t <sub>PLH</sub>	Propagation Delay, Negative-Going TTS to IRF	11.0	20.5	10.0	22.5		11,
t <sub>PLH</sub>	Propagation Delay,	8.5	17.0	7.5	18.5		
t <sub>PHL</sub>	Negative-Going CPSO to Q <sub>S</sub> Output	8.0	14.5	7.0	15.5	ns	Figu 13,
t <sub>PLH</sub>	Propagation Delay,	10.0	18.0	9.0	20.0		
t <sub>PHL</sub>	Positive-Going TOP to Outputs $Q_0$ - $Q_3$	8.5	15.5	8.0	16.5	ns	Figu
t <sub>PHL</sub>	Propagation Delay, Negative-Going CPSO to ORE	9.5	17.5	9.0	19.0	ns	Figi 13,
t <sub>PHL</sub>	Propagation Delay, Negative-Going TOP to ORE	8.0	15.0	7.5	16.5		
t <sub>PLH</sub>	Propagation Delay, Positive-Going TOP or ORE	12.5	22.0	11.5	25.0	ns	Figu
t <sub>PLH</sub>	Propagation Delay, Negative-Going TOS to Positive Going ORE	12.5	22.0	11.0	25.0	ns	Figu 13,
t <sub>PHL</sub>	Propagation Delay, Positive-Going PL to Negative-Going IRF	7.0	13.0	6.5	14.0		Figu
t <sub>PLH</sub>	Propagation Delay, Negative-Going PL to Positive-Going IRF	9.5	17.0	8.5	19.5	ns	17,
t <sub>PLH</sub>	Propagation Delay, Apostatize-Going OES to ORE	10.0	18.0	9.0	20.5	ns	
t <sub>PLH</sub>	Propagation Delay, Positive-Going IES to Positive-Going IRF	8.5	15.5	7.5	17.5	ns	Figu
t <sub>PLH</sub>	Propagation Delay, MR to IRF	8.0	15.0	7.5	17.0	ns	
t <sub>PHL</sub>	Propagation Delay, MR to ORE	9.0	16.0	8.0	17.5	ns	1
t <sub>PZH</sub>	Propagation Delay,	2.5	6.5	2.0	8.0		1
t <sub>PZL</sub>	$\overline{OE}$ to $Q_0, Q_1, Q_2, Q_3$	2.5	7.5	2.0	8.5	ns	1
t <sub>PHZ</sub>	Propagation Delay,	2.5	6.5	2.0	8.0	115	1
t <sub>PLZ</sub>	$\overline{OE}$ to $Q_0, Q_1, Q_2, Q_3$	2.5	7.5	2.0	8.0		1
t <sub>PZH</sub> t <sub>PZL</sub>	Propagation Delay, Negative-Going	5.5 5.5	12.0 14.0	5.0 5.0	15.0 15.0		
	OES to Q <sub>S</sub>						1
t <sub>PHZ</sub>	Propagation Delay,	5.5	12.0	5.0	14.0	ns	1
t <sub>PLZ</sub>	Negative-Going OES to Q <sub>S</sub>	5.5	14.5	5.0	16.0		

# AC Electrical Characteristics (Continued)

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		$T_{A} = 0^{\circ} \text{ to } +70^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_{L} = 50 \text{ pF}$		Units	Figure Number
		Min	Max	Min	Max		
t <sub>PZH</sub>	Turn On Time	8.5	21.0	8.0	24.0	ns	
t <sub>PZL</sub>	TOS to Q <sub>S</sub>	8.5	20.0	8.0	21.0		
t <sub>DFT</sub>	Fall Through Time	45.0	80.0	35.0	95.0	ns	Figure 16
t <sub>AP</sub>	Parallel Appearance Time, $$\overline{\mbox{ORE}}$$ to $\mbox{Q}_0\mbox{-}\mbox{Q}_3$	-10.0	-1.0	-10.0	-1.0	ns	
t <sub>AS</sub>	Serial Appearance Time, ORE to Q <sub>S</sub>	-10.0	2.0	-10.0	20	115	

# AC Operating Requirements

Symbol		<b>T</b> <sub>A</sub> =	+25°C	$T_A = 0^{\circ}C$	; to +70°C	1	
	Parameter	V <sub>CC</sub> =	= + <b>5.0V</b>	$V_{CC} = +5.0V$		Units	Figure
		Min	Max	Min	Max	1	Numbe
t <sub>S</sub> (H)	Set-up Time HIGH or LOW	1.0		1.0			
t <sub>S</sub> (L)	D <sub>S</sub> to Negative CPSI	1.0		1.0		ns	Figures 11, 12
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	3.5		3.5		- ns	
t <sub>H</sub> (L)	D <sub>S</sub> to CPSI	3.5		3.5			
t <sub>S</sub> (L)	Set-up Time, LOW						Figure
	TTS to IRF	0		0		ns	11, 12
	Serial or Parallel Mode						17, 18
t <sub>S</sub> (L)	Set-up Time, LOW						
	Negative-Going ORE to	0	0		0	ns	Figures 13, 14
	Negative-Going TOS						10, 14
t <sub>S</sub> (L)	Set-up Time, LOW	2.0		4.0			Figure 1
	Negative-Going IES to CPSI	3.0		4.0		ns	
t <sub>S</sub> (L)	Set-up Time, LOW	44.0		45.5			E
-	Negative-Going TTS to CPSI	14.0		15.5		ns	Figure
t <sub>S</sub> (H)	Set-up Time, HIGH or LOW	0		0			
t <sub>S</sub> (L)	Parallel Inputs to PL	0		0			
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	2.0		2.5		ns	
t <sub>H</sub> (L)	Parallel Inputs to PL	2.0		2.5			
t <sub>W</sub> (H)	CPSI Pulse Width	5.0		6.0			Figure
t <sub>W</sub> (L)	HIGH or LOW	3.0		5.0		ns	11, 12
t <sub>W</sub> (H)	PL Pulse Width, HIGH	10		5.0			Figure
		4.0		5.0		ns	17, 18
t <sub>W</sub> (L)	TTS Pulse Width, LOW						Figure
	Serial or Parallel Mode	3.5		4.0		ns	11, 12 13, 14
t <sub>W</sub> (L)	MR Pulse Width, LOW	3.5		4.0		ns	Figure
t <sub>W</sub> (E)	TOP Pulse Width	4.5		5.5		113	riguie
t <sub>W</sub> (L)	HIGH or LOW	4.5		4.0		ns	Figure
				-			+
t <sub>W</sub> (H)	CPSO Pulse Width	4.5		5.5		ns	Figure
t <sub>W</sub> (L)	HIGH or LOW	3.0		4.0			13, 1
t <sub>REC</sub>	Recovery Time	5.0		5.5		ns	Figure
	MR to Any Input					-	3. 5

# 74F403A

