



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

# **ULTRALOW-NOISE, HIGH PSRR, FAST RF 1-A LOW-DROPOUT LINEAR REGULATORS**

- 
- 
- **High PSRR (53 dB at 10 kHz)**
- 
- 
- 
- 
- 
- 

- -
	-
	-
- **– - VCOs** time. **DSP/FPGA/Microprocessor Supplies**

## • **Post Regulator for Switching Supplies**

# **FEATURES DESCRIPTION**

• **1-A Low-Dropout Regulator With EN** The TPS796xx family of low-dropout (LDO) • **Available in 1.8-V, 2.5-V, 2.8-V, 3-V, 3.3-V, and** low-power linear voltage regulators features high **Adjustable** power supply rejection ratio (PSRR), ultralow noise, fast start-up, and excellent line and load transient responses in small outline, SOT223-5 and 5-pin **Ultralow Noise (40 µV)** DDPAK packages. Each device in the family is stable • **Fast Start-Up Time (50 µs)** with a small 1-µF ceramic capacitor on the output. **Stable With a 1-µF Ceramic Capacitor**<br> **Excellent Load/Line Transient**<br> **Excellent Load/Line Transient**<br> **Excellent Load/Line Transient Excellent Load/Line Transient**<br>Voltages (e.g., 250 mV at 1 A). Each device achieves<br>Very Low Dropout Voltage (250 mV at Full fast start-up times (approximately 50 µs with a 0.001 fast start-up times (approximately 50 µs with a 0.001 Load, **TPS79630)**<br> **Load, TPS79630) Example 1 Diplomate Diplomate Diplomate and E** Pin **DDA Reserves Example 2015 We see the UPS of Pin BOT233.5 and E Pin DDA K Package** quiescent current (265 µA typical). Moreover, when • **5-Pin SOT223-5 and 5-Pin DDPAKPackage** the device is placed in standby mode, the supply **APPLICATIONS**<br> **APPLICATIONS** exhibits approximately 40 µV<sub>RMS</sub> of output voltage<br> **Exhibits approximately 40 µV<sub>RMS</sub>** of output voltage<br>
noise with a 0.1 uF bypass capacitor Applications noise with a 0.1 µF bypass capacitor. Applications **– - RF** with analog components that are noise sensitive, such as portable RF electronics, benefit from the high **– - Audio** PSRR, low noise features, and the fast response



ÆÑ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003



#### **AVAILABLE OPTIONS**

(1) Add **R** for DCQ devices in tape and reel (quantity =2500). Add **T** for KTT devices in tube (quantity = 50). Add **R** for KTT devices in tape and reel (quantity = 500).

## **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)(2)



(1) Stresses beyond those listed under,, absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under,, recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

#### **PACKAGE DISSIPATION RATINGS**



(1) The JEDEC high K (2s2p) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

(2) The JEDEC low K (1s) board design used to derive this data was a 3-inch x 3-inch (7,5-cm x 7,5-cm), two-layer board with 2 ounce copper traces on top of the board.

#### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range EN = V<sub>L</sub> T<sub>J</sub> = -40 to 125 °C, V<sub>I</sub> = V<sub>O(typ)</sub> + 1 V, I<sub>O</sub>= 1 mA, C<sub>o</sub> = 10 µF,  $C_{(byp)}$  = 0.01 µF (unless otherwise noted)





SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended operating free-air temperature range EN = V<sub>I,</sub> T<sub>J</sub> = -40 to 125 °C, V<sub>I</sub> = V<sub>O(typ)</sub> + 1 V, I<sub>O</sub>= 1 mA, C<sub>o</sub> = 10 µF,  $\rm C_{(byp)}$  = 0.01 µF (unless otherwise noted)



(1)  $V_{IN}$  voltage equals  $V_O(typ)$  - 100 mV; The TPS79625 and TPS79618 dropout voltage is limited by the input voltage range limitations.



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003



**Terminal Functions**





SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

#### **TYPICAL CHARACTERISTICS**



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003





**www.ti.com**

**TEXAS RUMENTS** 



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

## **TYPICAL CHARACTERISTICS (continued)**



**Figure 22.**



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

### **APPLICATION INFORMATION**

The TPS796xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive battery-operated equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current (265 µA typically), and enable input to reduce supply currents to less than 1 µA when the regulator is turned off.

A typical application circuit is shown in Figure 23.



**Figure 23. Typical Application Circuit**

#### **External Capacitor Requirements**

A 2.2-µF or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS796xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS796xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 1  $\mu$ F. Any 1  $\mu$ F or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS796xx has a BYPASS pin which is connected to the voltage reference through a 250-kΩ internal resistor. The 250-kΩ internal resistor, in conjunction with an external bypass capacitor connected to the BYPASS pin, creates a low pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the BYPASS pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current.

For example, the TPS79630 exhibits 40  $\mu V_{RMS}$  of output voltage noise using a 0.1- $\mu$ F ceramic bypass capacitor and a 10-µF ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal 250-kΩ resistor and external capacitor.

#### **Board Layout Recommendation to Improve PSRR and Noise Performance**

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{\text{IN}}$  and  $V_{\text{OUT}}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.



#### **APPLICATION INFORMATION (continued)**

#### **Regulator Mounting**

The tab of the SOT223-5 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Although the tab of the SOT223-5 is electrically grounded, it is not intended to carry any current. The copper pad that acts as a heat sink should be isolated from the rest of the circuit to prevent current flow through the device from the tab to the ground pin. Solder pad footprint recommendations for the devices are presented in an application bulletin *Solder Pad Recommendations for Surface-Mount Devices*, literature number AB-132, available from the TI web site (www.ti.com).

#### **Programming the TPS79601 Adjustable LDO Regulator**

The output voltage of the TPS79601 adjustable regulator is programmed using an external resistor divider as shown in Figure 29. The output voltage is calculated using:

$$
V_{\mathbf{O}} = V_{\mathsf{ref}} \times \left(1 + \frac{\mathsf{R1}}{\mathsf{R2}}\right)
$$

where V<sub>ref</sub> = 1.2246 V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 40-µA divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error. The recommended design procedure is to choose R2 = 30.1 kΩ to set the divider current at 40 µA, C1 = 15 pF for stability, and then calculate R1 using:

$$
R1 = \left(\frac{V_O}{V_{\text{ref}}} - 1\right) \times R2
$$

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. The approximate value of this capacitor can be calculated as:

$$
C1 = \frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}
$$

The suggested value of this capacitor for several resistor ratios is shown in the table below. If this capacitor is not used (such as in a unity-gain configuration) then the minimum recommended output capacitor is 2.2 µF instead of 1 µF.



**OUTPUT VOLTAGE PROGRAMMING GUIDE OUTPUT C1**



**Figure 24. TPS79601 Adjustable LDO Regulator Programming**



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

### **APPLICATION INFORMATION (continued)**

#### **Regulator Protection**

The TPS796xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS796xx features internal current limiting and thermal protection. During normal operation, the TPS796xx limits output current to approximately 2.8 A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately 165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately 140°C, regulator operation resumes.

#### **THERMAL INFORMATION**

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated circuits have a maximum allowable junction temperature  $(T_1)$ max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature  $(T_J)$  does not exceed the maximum junction temperature (T<sub>J</sub>max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power ( $P_{D(max)}$ ) consumed by a linear regulator is computed as:

$$
P_D \text{max} = \left(V_{I(\text{avg})} - V_{O(\text{avg})}\right) \times I_{O(\text{avg})} + V_{I(\text{avg})} \times I_{(Q)}
$$
(3)

where:

- $V_{I(ava)}$  is the average input voltage.
- $V_{O(\text{ava})}$  is the average output voltage.
- $I<sub>O(ava)</sub>$  is the average output current.
- $I_{(O)}$  is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term  $V_{I(avg)} \times I_{(Q)}$  can be neglected. The operating junction temperature is computed by adding the ambient temperature  $(T_A)$  and the increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case ( $R_{\Theta JC}$ ), the case to heatsink ( $R_{\Theta CS}$ ), and the heatsink to ambient (R<sup>Θ</sup>SA). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 25 illustrates these thermal resistances for (a) a SOT223 package mounted in a JEDEC low-K board, and (b) a DDPAK package mounted on a JEDEC high-K board.



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

## **THERMAL INFORMATION (continued)**



**Figure 25. Thermal Resistances**

Equation 4 summarizes the computation:

$$
T_J = T_A + P_D \max x \left( R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \right) \tag{4}
$$

The  $R_{\text{eJC}}$  is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator's data sheet. The R<sup>Θ</sup>SA is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks can have  $R_{\Theta CS}$  values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The R<sub>ΘCS</sub> is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a SOT223 package,  $R_{\text{OCS}}$  of 1°C/W is reasonable.

Even if no external *black body radiator* type heatsink is attached to the package, the board on which the regulator is mounted provides some heatsinking through the pin solder connections. Some packages, like the DDPAK and SOT223 packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer aided thermal modeling can be used to compute very accurate approximations of an integrated circuit's thermal performance in different operating environments (e.g., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ( $R_{\Theta J}$ A). This  $R_{\Theta J}$ is valid only for the specific operating environment used in the computer model.

Equation 4 simplifies into equation 5:

$$
T_J = T_A + P_D \text{max} \times R_{\theta J A} \tag{5}
$$

Rearranging equation 5 gives equation 6:

$$
R_{\theta J A} = \frac{T_J - T_A}{P_D \text{max}} \tag{6}
$$

Using equation 5 and the computer model generated curves shown in Figure 26 and Figure 29, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

#### **DDPAK Power Dissipation**

The DDPAK package provides an effective means of managing power dissipation in surface mount applications. The DDPAK package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the DDPAK package enhances the thermal performance of the package.

SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

### **THERMAL INFORMATION (continued)**

To illustrate, the TPS72525 in a DDPAK package was chosen. For this example, the average input voltage is 5 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature  $55^{\circ}$ C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

**www.ti.com**

FYAS **RUMENTS** 

$$
P_D \text{max} = (5 - 2.5) \text{ V} \times 1 \text{ A} = 2.5 \text{ W} \tag{7}
$$

Substituting T<sub>J</sub>max for T<sub>J</sub> into equation 6 gives equation 8:

$$
R_{\theta J A} \text{max} = (125 - 55)^{\circ}C/2.5 \text{ W} = 28^{\circ}C/W \tag{8}
$$

From Figure 26, DDPAK Thermal Resistance vs Copper Heatsink Area, the ground plane needs to be 1 cm<sup>2</sup> for the part to dissipate 2.5 W. The operating environment used in the computer model to construct Figure 26 consisted of a standard JEDEC High-K board (2S2P) with a 1 oz. internal copper plane and ground plane. The package is soldered to a 2 oz. copper pad. The pad is tied through thermal vias to the 1 oz. ground plane. Figure 27 shows the side view of the operating environment used in the computer model.



**Figure 26. DDPAK Thermal Resistance vs Copper Heatsink Area**



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

#### **THERMAL INFORMATION (continued)**



**Diameter, 1,5 mm Pitch**

**Figure 27. DDPAK Thermal Resistance**

From the data in Figure 28 and rearranging equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed.



**Figure 28. Maximum Power Dissipation vs Copper Heatsink Area**

#### **SOT223 Power Dissipation**

The SOT223 package provides an effective means of managing power dissipation in surface mount applications. The SOT223 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the SOT223 package enhances the thermal performance of the package.

SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

#### **THERMAL INFORMATION (continued)**

To illustrate, the TPS72525 in a SOT223 package was chosen. For this example, the average input voltage is 3.3 V, the output voltage is 2.5 V, the average output current is 1 A, the ambient temperature 55°C, no air flow is present, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is:

**www.ti.com**

**RUMENTS** 

$$
P_D \text{max} = (3.3 - 2.5) \text{ V x 1 A} = 800 \text{ mW} \tag{9}
$$

Substituting  $T_J$ max for  $T_J$  into equation 6 gives equation 10:

$$
R_{\theta J A} \text{max} = (125 - 55) \text{°C} / 800 \text{ mW} = 87.5 \text{°C/W} \tag{10}
$$

From Figure 29, R<sub>ΘJA</sub> vs PCB Copper Area, the ground plane needs to be 0.55 in<sup>2</sup> for the part to dissipate 800 mW. The operating environment used to construct Figure 29 consisted of a board with 1 oz. copper planes. The package is soldered to a 1 oz. copper pad on the top of the board. The pad is tied through thermal vias to the 1 oz. ground plane.



**Figure 29. SOT223 Thermal Resistance vs PCB AREA**

From the data in Figure 29 and rearranging equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 30).



SLVS351B–SEPTEMBER 2002–REVISED NOVEMBER 2003

### **THERMAL INFORMATION (continued)**



**Figure 30. SOT223 Power Dissipation**

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2003, Texas Instruments Incorporated