

PRELIMINARY

VFD CONTROLLER DRIVER

■ GENERAL DESCRIPTION

The **NJU3423** is a VFD (Vacuum Fluorescent Display) Controller Driver with key function.

It contains display data RAM, address counter, command register, high voltage drivers, and serial interface circuit.

The display data, the command data and the key scanning data can be transmitted with the serial interface, and VFD driving voltage is up to 45V. The NJU3423 is useful for car audio, VCR and other VFD application items.

■ PACKAGE OUTLINE



NJU3423F

■ FEATURES

● VFD Driving Voltage | VDD-VFDP | =45V

Display Mode
 11 Segments Display × 11 Digits
 16 Segments Display × 6 Digits

Display ON/OFF Function

Display Scan Function (Digit Signal)

Display Data RAM
 22 × 8 Bits

Key Input Data RAM8 × 4 Bits

■ Key Scan Function 8 × 4 Key max.

I/O Port (4 Ports)

LED Driving Port(4 Ports)

CR Oscillation Circuit on-chip (fosc=5,5MHz Typ)

External CLK Terminal

Serial Interface (8 Bit)

Power On Initialization

● Operating Voltage 5V ± 10%

Low Operating Current

C-MOS Technology

Package Outline
 QFP 44


■ VERSION

VERSION	RESET TERMINAL	KEY INPUT DETECT TERMINAL
NJU3423	HAVE	HAVE
NJU3423A	NO	NO


NOTE: Refer to the Pin Configuration



■ BLOCK DIAGRAM



■ PIN CONFIGURATION





M TERMINAL DESCRIPTION

N	O.								
NJU3423	NJU3423A	SYNBOL	FUNCTION						
38	14,38	V _{DD}	POWER SOURCE 5 V						
7	7,43	Vss	GND 0 V						
27	27	VFDP	VFD Driving Voltage Vbb-45V						
44	44	osc	External CLK Terminal.(Normaly Open)						
10~13	10~13	K₀~K₃	Key Input Terminals.(Pull-Down Resistance)						
43		KD	Key Input Detection Teaminal. When Key is input, "H" level is output from this terminal.						
15~25	15~25	So~S10	Segment Output Terminals. (Pull-Down Resistance)						
26 28~31	26 28~31	S11/T10 S12/T9~ S15/T6	Segment/Timing Output Terminals.(Pull-Down Resistance)						
32~37	32~37	T₅~To	Timing Output Terminals.(Pull-Down Resistance)						
14	_	RST	Reset Terminal(Pull-Up Resistance) RESET operation requires "L" levell over than 10 μ S						
1~4	1~4	P ₀ ~P ₃	I/O Ports(Pull-Up Resistance)						
5	5	S0	Serial Data Output Terminal.(8-Bit / Word) Keyscan data (Port,Key data)are output from this terminal.						
6	6	SI	Serial Data Input Terminal.(8-Bit / Word) Address, I/O Ports, Command, Display						
8	8	CLK	Shift Clock Input Terminal.						
9	9	CS	Chip Select Input Terminal. Active "L".						
39~42	39~42	LED₃ ~LED₀	Output Port Terminal. It can drive LED directly.						



■ TABLE OF INSTRUCTIONS

INSTRUCTIONS	CODE								D F O O D I D TION	
INSTRUCTIONS	В7	В6	В5	В4	ВЗ	В2	B1	во	DESCRIPTION	
Reset	0	0	1	1	1	1	0	1	Resets the system excepting for RAM.	
Address Set	0	0	0	AD4	AD3	AD2	AD1	AD0	Sets DD RAM address. The data(15 _H to 00 _H) into address (AD4 to AD0).	
Write Data to DDRAM	S 7	S6	\$5	S4	\$3	\$2	S1	S0	Sets Display Data. The data must be set continuously after the address set.	
Function Set	. 1	DT2	DT1	DT0	DSP	TM2	TM1	тмо	Sets Duty Ratio(DT2~0), Disp.ON/OFF(DSP) and Display Digit(TM2~TM0).	
Write Data and Input Control to I/O Port	0	1	0	0	D3	D2	D1	D0	Sets I/O Output Data. When the output data selected "H",Input port can use active "L".	
Write Data to LED Port	0	1	1	0	LED3	LED2	LED1	LED0	Output Control of LEDo to LEDs.	
Read Data from I/O Port and Key Input Data	Р3	P2	P1	P0	КЗ	K2	K1	ко	When the I/O port data selected "H". Upper 4bit:Port data Lower 4bit:Key data	

■ DESCRIPTION OF EACH INSTRUCTIONS

(1) Reset Circuit

"Reset" operates the initialization by the following instruction and the condition of control logic circuits in the IC is kept during "CS" is low.

	RESET										
В7	В6	B5	B4	В3	B2	B1	B0				
0	0	1	1	1	1	0	.1				

Reset by RST terminal and Power on reset are operated as same as the instruction reset. The condition of output terminals and registers are shown in bellow after reset operation.

Initialization

- ① Display Off
- ② Display Mode:16-Segment/6-Character
- ③ Duty Ratio :2/16
- ④ Clear the Key Input Latch
- (5) Clear the I/O Port Latch
- 6 All I/O Port Output:"H"
- ② All LED Port Output:"H"
- 8 Clear the serial buffer
- 10 Clear the Timing Counter
- (1) Clear the Duty Counter
- 12 Clear the Command Register

NOTE) DD RAM and Key Input RAM are not cleared.



(2) Address Counter

The address counter addresses the area of display data RAM to store the display data from the serial interface.

When the first word of the serial data is recognized as the address of the display data RAM(The upper three bits of a byte must be "0".), the lower 5bits are set into the address counter.

The display data, which are input sequentially after the address code are set into the addressed area of display data RAM and the address counter is incremented automatically for next data.


Though the address counter consists of the 5-bit counter, the effective range is from "00000"(00H) to "10101"(15H) and the invalid range is from "10110"(16H) to "11111"(1FH).

The next address of "10101"(15H) is "00000"(00H) with automatic increment operation.

The Address Data

	B7	B6	B5	B4	В3	B2	B1	В0
I	0	0	0	AD4	AD3	AD2	AD1	AD0

The mapping of the display data RAM






(3) COMMAND REGISTER

The Command Register is the register for function set of Display Duty, DisplayDigit Number and Display ON/OFF.

When the first word of serial transmitted data is "1", the lower 7bits are set into the commandregister. The Display digit number selector effective range is from "000"(00H) to "101"(05H) and the invalid range is from "110"(06H) and "111"(07H).

The default condition of the display mode is display-off by the power on initialization.



(2-1) Duy set

DT2	DT1	DT0	Timing signal Duty
0	0	0	2/16
0	0	1	4/16
0	1	0	6/16
0	1	1	8/16
1	0	0	10/16
1	0	1	12/16
1	1	0	14/16
1	1	1	15/16

(2-2) Display control set

DSP	Display
0	OFF
1	ON


(2-3) Display digit number set

TM2	TM1	TM0	Digits
0	0	0	6
0	0	1	7
0	1	0	8
0	1	· 1	9
1	0	0	10
1	0	1	11
1	1	0	No use
1	1	1	No use





(4) I/O Port, LED Driving Port


The NJU3423 incorporates four I/O ports and four LED driver ports. I/O ports are constructed by the N-channel open-drain type FET with the pull-up resistor. When the output data is set into D3 \sim D0, these I/O ports can be used as the output terminal. In case of input mode "H" level must be set into D3 \sim D0, then these I/O ports can be used as the input terminal with pull-up resistor. The P3 \sim P0 data of input or output is transferred to the MPU with Key Input Data (K3 \sim K0), by the serial interface. When the power supply is turned on, the output data is "H". And the data is hold until the next data is transferred.



Each Terminals Instructions is shown below.











(4-1) INITIALIZATION

Initialization flow is shown below:






■ TIMING SIGNAL / DUTY CHANGE WAVEFORM



■ DISPLAY TIMING CHART



Oscillation frequency

Minimum blanking time (Duty 15/16)

1character display time

Key scanning time

1cycle display time

:fxt

 $:t_{BK}=(1/f_{XT})\times 96$

 $t_{DG}=t_{BK}\times 16$

:tsc=tpg

:tsp=tpg × character + tsc



(5) KEY INPUT CIRCUIT


The key input circuit uses 8 terminals of the display segment output for key scanning and the key data are read from 4 input terminals ($K0 \sim K3$) on the each scanning timing. Then the key data are stored into the key input data RAM, and transmitted to MPU in serial transmission.


The condition of key input terminals are normally "L" and they go to "H" is the key on.

The key input detector function outputs "H" level during key is on at key scan.

(5-1) key condition vs key input terminal level

key condition	input level
key pushed	"H"
not key pushed	"L"





key scan wave form



(6) SERIAL DATA TRANSMISSION

The NJU3423 provides the serial interface to communicate with external circuit. This interface circuit requires the external shift clock input and can operate the bi-directional (input/output) transmission synchronizing with clock.


The serial data are grouped as a word which equals to byte(8 bits)for this device. The serial interface circuit is activated when the CS terminal is set to "L" level. While the CS is "L", the words of the serial data can be transmitted synchronizing the shift Clock (the CLK terminal) with the serial data input or output(the SI or SO terminal).

On the data input mode, the first transmitted word must be the address, the command or the I/O port output data. When the first word is the address data, the next words are the display data. When the first word is the command or I/O port output data, the next words are ineffective.


On the data output mode, the transmitted word consists of the key data in the lower 4 bits and the I/O port input data in the upper 4 bits (The MSB is invalid). The key data of the first word is the data by SO scanning, the second word is the data by S1,--- finally scanning, the 8th word means the data by S7 scanning. The I/O port input data means the last status data. For getting all key matrix data(8 X 4 max.), the data transmission of the 8 words is required.

When the key data transmission is stopped at less than 8 words, the new key data transmission is start to read from the first (S0 scanning) word.

■ CLK and SI/SO TIMING CHART



■ SERIAL TRANSMISSION FORMAT





(6-1) SERIAL INPUT DATA WORD 0

The address data

_B7	B6	B5	В4	В3	B2	В1	BO
0	0	0	AD4	AD3	AD2	AD1	AD0

The I/O port output data

B7	B6	B5	B4	В3	B2	B1	ВО
0	1	0	0	D3	D2	D1	DO

The LED port output data

B7	В6	В5	B4	В3	B2	B1	ВО
0	1	1	0	LED3	LED2	LED1	LED0

The command data

В7	В6	В5	В4	В3	B2	B1	В0
1	DT2	DT1	DTO	DSP	TM2	TM1	TMO

The RESET data

B7	B6	В5	B4	В3	B2	B1	В0
0	0	1	1	1	1	0	1

WORD 1 ~ n Display data are required when WORD 0 = address data

Any data are become ineffective when WORD 0 = not address data

(6-2) SERIAL OUTPUT DATA

WORD 0~7 (Key scan data)

Serial output data

В7	B6	B5	B4	В3	B2	B1	В0
Р3	P2	P1	P0	КЗ	K2	K1	КО

WORD 8 ~ n Ineffective data



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C,Vss=0V)

PARAMETER	SYM.	RATING	UNIT	CONDITIONS
Operating Voltage	VDD	-0.3~+7.0	V	
Input Voltage	Vin	-0.3∼V _{DD} +0.3	V	
Output Voltage	Vouт	-0.3∼V _{DD} +0.3	V	
VFD Driving Voltage	VFDP	VDD-40~VDD+0.3	V	Specified as V _{DD} .
	Юн	-5	mA	For a terminal except the display terminals
"H"level Output Current	Іория	-15	mA	For a terminal, So~S7 terminals only
	IODH2	-35	mA	For aterminal, To~Ts, T6/S15~T10/S11 Terminals only
"H" level Total	ΣІон	-40	mA	Sum of the output terminal except the display Terminals
Output Current	ΣІорн	-100	mA	Sum of the display Terminals
"L"level Output Current	lorc	20	mA	For a terminal, LED₀∼LED₃ Terminals only
"L"level Total Output Current	ΣloL	100	mA	Sum of the Output Terminals
Operating Temprature Range	Торг	-30~+80	°C	
Storage Temprature Range	Tstg	-55∼+125	ొ	
Power Dissipation	Po	400	mW	QFP-44 Package

Note) Decoupling capacitor should be connected between Vod and Vss, VFDP and Vss.



■ ELECTRICAL CHARACTERISTICS

(Ta=25°C,Vss=0V)

PARAMETER	SYM.	СО	NDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	VDD	Von Terminal		4.5	-	5.5	٧
"H"level Input Voltage	ViH1	OSC,RST,CS,CLK, SI,Po~P3 Term.		0.8Vpp			V
voltage	V _{IH2}	K ₀ ~ K ₃ Terminal		0.4V _{DD}			V
"L"level Input Voltage	VIL1	OSC, RST, CS, CLK, SI, Po~P3 Term.				0.2Vpp	V
voltage	VIL2	Ko∼K3 Terminal				0.2Vpp 0.16Vpp 0.4 0.6 0.4 ±1	V
"H"level Output	Vон1	KD,S0 Terminal	V _{DD} =4.5V,lон1=-0.5mA	4.0			V
Voltage	V _{OH2}	KD,50 lelillillal	V _{DD} =4.5V,lон ₂ =-1.2mA	3.5			V
	Vol1	KD,S0,P0~P3	VDD=4.5V,loL1= 1.8mA			0.2Voo 0.16Voo 0.16Voo 0.4 0.6 0.4 ±1 260 20 50	٧
"L"level Output Voltage Input Off Leak Current	V _{OL2}	Terminal	VDD=4.5V,loL2= 3.6mA			0.6	٧
Voltage	Vols	LED₀∼LED₃ Term.	V _{DD} =4.5V,loL3= 10mA			5.5 0.2Vpp 0.16Vpp 0.4 0.6 0.4 ±1 260 20 50 200	V
Input Off Leak Current	lız	CS,CLK,SI Term.	V _{DD} =5.5V,V _I =0 or 5.5V			<u>±</u> 1	μА
Dianley Outnut	1он1	So∼Sio Term.		-7			mA
Display Output Current	Іон2	S11/T10~S15/T6, T0~T5 Terminal	VDD=4.5V,VOH=VDD-2.5V	-15			mA
	Rur	RST Terminal	V _{DD} =5.0V,V _I =V _{SS}	140		260	ΚΩ
Pull-up resistance	Rup	LED₀~ LED₃, P₀~ P₃ Terminal	VDD=5.0V,VI=Vss	10		20	ΚΩ
	RDK K0∼K3 Terminal VDD=5.0V,VI=VDD 2		20		50	ΚΩ	
Pull-Down resistance	Rost	S11/T10~S15/T6, T0 ~T5,S0~S10 Terminal	V _{DD} =5.0V,V _O =V _{DD} , V _{FDP} =V _{DD} -40V	4.5 - 5.5 0.8VoD 0.4VoD 0.2Vo 0.16VoD 1.2mA 1.2mA 3.5 1.8mA 0.4 3.6mA 0.6 10mA 0.7 -7 -15 s 140 20 b 20 b 20 c 20 50 n, All Segment at its OFF VoD-40V Output 1/T10∼S15/Te, 7 10	200	ΚΩ	
Logic Operating Currrent	lo _{D1}	Vss Terminal	Voo=5.0V,CR Oscillation, Output Open,Ko∼K3,Po∼P3 RST Term. Open,All Segment or Timing Output is OFF		2	4	mA
Display Operating Current	lDD2	VFDP Terminal	VDD=5.0V,VFDP=VDD-40V Output Open except S11/T10~S15/T6, T0~T5,S0~S10, All Segment or Timing Output is ON		7	10	mA

■ AC Characteristics

 $(Ta=25^{\circ}C, V_{DD}=4.5V\sim5.5V, V_{SS}=0V)$

PARAMETER	SYM.		CONDITION	MIN.	TYP.	MAX.	UNIT
Oscillation Frequency External Frequency	fcr	Fig.1		3	5.5	8	MHz
External Clock Rise / Fall Time	tсін tci	Fig.1				20	ns
Serial Input Setup Time	tsis	Fig.2		60			ns
Serial Input Hold Time	tsıн	Fig.2		10			ns
Seral Output Delay Time	tson	Fig.2	Load=50pF			120	ns
Shift Clock Frequency	fclk	Fig.3				fcr/3	MHz
Shift Clock Interval Time	tolki	Fig.3		10			μs
Minimum Blanking Time	tвк	Fig.4	@fcr=4MHz	20		30	μs
"L" level Time	tksı	Fig.5	@fcr=4MHz,Key scan	20			μs
"H" level Time	tkst	Fig.5	@fcr=4MHz,Key scan	20		30	μs
Reset Pulse Width	trst			10			μs
Power Rise Time	tr	Fig.6		0.05		50	ms






Fig.1




Fig.2







Fig.3













■ APPLICATION CIRCUIT

(1) NJU3423





(2) NJU3423A



NJU3423

MEMO

[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.